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Preface
Starting in the mid-1970's and extending through the subsequent decade, continual
evolution in silicon process technology brought about dramatic changes in the
electronics industry. Foremost among these improvements is the ability to
lithographically resolve ever finer features, leading to decreasing device geometries
[1,2]. This shrink in feature size, coupled with the emergence of complementary
metal oxide-semiconductor (CMOS) as a dominant design technology [3,4],
resulted in the capability to build increasingly complex circuits and functions on one
integrated circuit (IC) chip.
The increase in chip functionality and performance, along with lower
manufacturing costs, in turn stimulated more uses for ICs in products. As the
demand for greater varieties of devices arose, design methodologies and such
computer-aided design (CAD) tools as schematic capture and silicon compilers were
introduced which made it even easier for non-specialists to design chips
successfully. The end result was a proliferation of IC applications affecting
virtually all aspects of electro-opto-mechanical products, ranging from consumer
products such as watches, cameras, and appliances to highly complex commercial
systems in such fields as computers, communications, and health care [5].
Coincident with the growing use of integrated circuits was the
popularization of custom and semi-custom circuits, which enabled systems
integrators to use chips specifically designed to meet their needs and perform the
desired functions. This gave the product a distinct performance and proprietary
edge, and often meant the difference in the success or failure of a product. The
roster of application-specific ICs (ASICs) quickly grew to encompass gate arrays,
programmable logic devices (PLDs), semi-custom standard cell based designs, and
smart power devices, among others.
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The smart power device is an IC which combines signal processing or
control logic or both on the same chip as the drive circuitry. The advantages of the
smart power device, like other ASICs, are numerous: by consolidating logic
functions and drivers previously implemented with standard logic components and
discrete power devices, the IC saves valuable board space by reducing the number
of parts and interface components, as well as realizes savings in inventory costs;
by integrating and reducing the parts count, the smart power device also offers
higher reliability and reduces system power supply and cooling requirements;
finally, it permits greater flexibility by allowing designs to be optimized for the
particular application, thus providing improved performance [6].
At the Eastman Kodak Company, where much of the non-film work is
systems oriented, there exists many applications where smart power drivers can be
utilized, ranging from cameras to copiers and printers to various small DC motors.
This work presents the development of one such power IC, from the initial device
specification through the process development and chip design, to performance
characterization of the prototyped circuit.
I would like to express my thanks to Dr. L. Fuller, my advisor at the
Rochester Institute of Technology, for discussions during the course of this thesis;
to Drs. R. Nielsen, P. Lee, T.H. Lee, and J. Taylor, all with the Microelectronics
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Abstract
The development of an integrated driver circuit intended formedium power
switching applications is presented. The device contains, on one chip, CMOS
digital control logic and bipolar drivers, with BiCMOS interface between the two
technologies. The custom integrated circuit includes four outputs each capable of
switching over 500 mA at 30 volts, at a frequency of up to 1 MHz.
The development effort includes the design of the chip with its component
circuits and cells. Standard cell CMOS logic gates along with drive and interface
circuits were designed and characterized. An appropriate BiCMOS process was
developed which utilizes an n-well based 4-micron polysilicon gate MOS
technology and vertical NPNs with subcollector and double emitter implants.
The chip performance specifications are evaluated with respect to
technology requirements and device characteristics, and trade-offs in the design of
the chip and the process are examined. Process and device modeling results are
compared with the measured data, which show that the objectives of the design are
successfully met for the various applications involving resistive, capacitive, and
inductive loads.
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1. Introduction
As products increase in sophistication and functionality to be more attractive
to potential buyers and users, the electronics content of these products has grown
also. To compensate for this increase in electronics, manufacturers have sought to
miniaturize where possible - to replace bulky mechanical parts with their electronic
equivalent, to consolidate electrical functions, to use more flexible circuits and
designs. One of the end results of this trend towards parts and space reduction is
the growing use of smart power devices to consolidate signal processing and
control logic with interfacing and drive capabilities on a single chip.
This work documents the development of one such smart power integrated
circuit chip. A general review of the history of power semiconductor devices is
followed by a section describing the device specifications required to meet a certain
set of applications. Next, the process requirements needed to realize this chip are
highlighted, with a discussion on the important factors which led to the decision to
implement the design in a bipolar-CMOS (BiCMOS) process which then had to be
developed. After the section on process development, the design of the control
logic portion of the chip is reviewed. The design and analysis of a representative
logic gate such as a CMOS inverter, a BiCMOS nor buffer, and the bipolar output
driver is presented. The characterization results of the above cells and subcircuits,
along with the performance of the final prototype, is then presented.
2. Historical Review
2.1 A Review of Power Semiconductor Devices
Power semiconductor devices have traditionally not been emphasized when
one mentions microelectronics or solid state devices, usually taking a back seat to
other branches of the solid state family such as digital logic devices, memory cells,
or analog data conversion circuits. The process technologies required also seem
contrary to the trend toward shrinking device sizes as being more of a measure of
the state of the art in semiconductor processing. But, the development of the power
semiconductor follows a similar history as the rest of the family members.
Although single crystal rectifiers were in use since early in this century, the
power semiconductor industry did not start growing until the advent of the bipolar
junction transistor (BJT) in 1947. The BJT was readily adapted for power
applications, and with the introduction of p-n-p-n devices in 1956 by scientists at
the Bell Laboratories [7], bipolar based silicon devices have continued their
domination of the industry well into the 1980's. Even today, the thyristor, or
silicon-controlled rectifier (SCR), is still the workhorse of the industry, particularly
in applications with very high power requirements.
Useful as it is, the SCR and similar devices like the triac do have
shortcomings in switching speeds and ease of control. Consequently, in the past
15 years, several new structures have been developed to overcome these
disadvantages. Among these new devices are power MOS devices, the static
induction transistor (SIT) [8], and the insulated-gate bipolar transistor (IGBT) [9],
also known as the conductivity-modulated field-effect transistor (COMFET) [10].
Although many new devices have been introduced, there is no ideal power
device which can replace all the others. Instead, there exists many devices, each
filling a special niche, depending on such factors as the blocking voltage, switching
current or operation frequency needed for the application, as shown in figure 2.1.
SCRs are typically used in very high power, lower frequency switching
applications and for high voltage DC transmission; gate-turnoff thyristors (GTOs)
are found frequently in compressors and pumps, air conditioning units, and
industrial controllers; BJTs are used in switching power supplies, protective
relays, and motor drives, while MOSFETs are finding a market in automotive
electronics and radio frequency generators [11].
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Figure 2.1 - Typical current and voltage application ranges for some common
power semiconductor devices.
Power semiconductor devices are generally used in switching applications,
as shown in figure 2.2, and can be divided into two major categories: non-turn-off
and turn-off devices. Non-turn-off switches require external circuitry to shut off
their current flow, while a turn-off device can be switched off by applying either a
control current or control voltage to one of its terminals. The turn-off devices can
be further subdivided into current controlled or voltage controlled switches.
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Figure 2.2 - A typical power device application where a control input current or
voltage causes the device to switch current through the load element, which can be
resistive, capacitive, inductive, or a combination of the three.
The devices in the non-turn-off category include the thyristor and the triac.
The thyristor is a four layer device (figure 2.3a) which blocks current flow in both
directions when off, and is able to hold off very high voltages in this state, since
both the pnp (Ql) and the npn (Q2) are off (figure 2.3b). In the forward-biased
mode, when gate current Ig is applied, electrons are injected from the n-i- cathode
region, diffuse across the p base and are collected in the n- region, resulting in Q2
turning on. This electron current acts as the base current for the pnp structure, and
causes the injection of holes from the p+ anode, switching on Ql. If the total
current gains of the two transistors is greater than one, this regenerative process
continues and the SCR latches into the forward conducting state. In this state, even
after removal of the initial gate current the thyristor can conduct large forward
currents Iak with low voltage drops between the anode and cathode. Figure 2.3c
shows a representative control and output current waveform for the SCR.
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Figure 2.3 - The thyristor structure (a), equivalent circuit (b), and its switching
current waveforms (c).
The triac is very similar to the thyristor in operation, except it can conduct
current equally well in both directions, and can be triggered by a gate current of
either polarity [12]. Because of the physical structure of these p-n-p-n devices,
they are fairly slow components, and as such have found wide usage in industrial
control applications where the typical switching frequency is around 60 Hz.
The turn-off devices are more numerous, and include the GTO, the bipolar
transistor, MOSFETs, and the junction field-effect transistor (JFET). The gate
turn-off thyristor is like the SCR in most aspects, with the exception it can be
turned off, thus reducing the need of external control circuitry in its application.
This turn-off is achieved by applying a negative gate current sufficiently large
enough to cause the total current gains of the npn and pnp devices to drop below
unity. Because of the four layer structure, GTOs are able to achieve extremely low
on-state resistances due to the high concentration of injected carriers into the base
regions, which are normally the more lightly doped and hence higher resistance
areas. However, its power requirements are increased because of the high reverse
currents needed for turn-off. Also, as is the case with the SCR, since the GTO
only needs a triggering current to latch on, it does does not offer the capability to
control the output current level once it has switched.
Bipolar power transistors are also current controlled devices, and like
GTOs, they can be turned off. Unlike thyristors, they need a continuous drive
current to maintain the output current, with the output being a ratio of the input.
Figure 2.4 shows the npn bipolar structure and its current switching waveforms.
When there is no base drive current, the base-collector junction is reverse biased,
and the transistor is in its off state and has negligible conduction, thus providing
forward blocking capability.
To switch the transistor on, a base current lb is provided, which causes
electron injection from the n+ emitter (in the example of an npn device). The
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electrons diffuse through the base region and are gathered up at the collector. The
overall output current through the collector, Ic, is dependent on the amount of base
current and provides a figure ofmerit for bipolar transistors known as the forward
current gain (3p, where
Pf = jjj (2.1)
By controlling the amount of base current going to the transistor, the output current
can also be controlled, giving the BJT an advantage over the latching only action of
the thyristor structures. To switch the device off, the stored base charges must be
depleted, which necessitates the application of a reverse base current for
applications demanding high speed turn-off.
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Figure 2.4 The bipolar npn structure (a), electrical representation (b), and its
switching current waveforms (c).
One of the limitations of the bipolar transistor is the reduction in gain at high
current levels, which would then require larger amounts of base current to be
provided. This has led to the development of the Darlington transistor pair, which
is the cascading of two BJTs such that the emitter of the first transistor drives the
base of the second, with the collectors of both tied together. The base of the first
device then acts as the base of the pair, and the emitter of the second acts as the
overall emitter. The current gain of the first device is multiplied by the gain of the
second device, leading to an overall higher gain for the Darlington pair.
Power MOSFETs, unlike the bipolar devices, are voltage controlled
switches, and have been gaining in popularity since their introduction in the mid-
1970's. These devices were developed to allow for lower control drive power
requirements, overcoming a disadvantage shared by power bipolar and thyristor
devices. Like the BJT, the MOS allows modulation of the output current and so is
an improvement over the GTO in that regard. Figure 2.5 shows two common
powerMOS structures, that of the DMOS and the VMOS devices.
N+ GATE N+ N+
il M ll SOURCE SOURCE J _^ GATE_ JSOURCE,
1 rUAMM
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N+
DRAIN DRAIN
(a) (b)
Figure 2.5 - Cross sections of (a) DMOS and (b) VMOS device structures.
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The basic principle behind the operation of the MOS device is the formation
of a conductive layer or channel between the source and drain regions of the
transistor to allow current flow. This channel formation is achieved by the
application of a positive gate bias Vgs relative to the source, which acts to attract
electrons to the surface of the p-base region under the gate. When the bias is such
that enough electrons are at the surface to overcome the p-base doping, a channel is
formed between the n+ source and the n-drift region which is connected to the n+
drain, allowing current flow from drain to source. By varying the magnitude of the
gate bias which then modulates the concentration of electrons under the gate, the
resistance of the channel region is varied, and the device output current can thus be
controlled. Because the gate is over an insulating oxide, it is essentially the top
plate of a capacitor, and only a small current is needed to charge the gate up to the
necessary bias and maintain that VgS and keep the current flowing.
To turn off the MOS device, the bias on the gate is reduced to zero, and the
conductive channel disappears, breaking off the current flow. The holding voltage
is achieved by the reverse-biased p-base to n-drift region junction. Again, only a
small discharge current is required to turn off the device, with no additional input
gate power needed (see the switching waveforms of figure 2.6). Since the current
conduction mechanism is due to only majority carriers, the switching speeds are
fast for theMOS device.
OUTPUT
CONTROL
Figure 2.6 - MOSFET switching current waveforms.
The static induction transistor is a high voltage power JFET, and is different
from the other devices in that it is normally on, or conducting, when the control
gate is unbiased (see figure 2.7). To shut the device off, a negative bias is applied
to the gate. This reverse biasing of the p to n-drift region junction causes the
depletion layer to spread out under the n+ source, and when a sufficient bias is
reached the two depletion regions join, cutting off the current flow and providing
the necessary blocking voltage. Due to the normally on behavior of these devices,
they have only a limited set of applications.
DEPLETION ATNO GATE BIAS p0TENTIAL BARRIER
DRAINSOURCE n+ J \ ' <
'
n+
DEPLETION AT PINCH-OFF
p-TYPE GATE
Figure 2.7 - Static induction transistor.
In recent years, in an effort to attain a more ideal-performing power
semiconductor switch, the insulated gate bipolar transistor was developed which
incorporates the best features of the bipolar and MOS devices. The IGBT has a
MOSFET as the input control, allowing for voltage controlled operation with its
associated low power requirements and high input impedance, at the same time
providing a way to modulate the output current level. Because the control input is
the gate of a MOS device, the IGBT retains much of the power MOSFET's
switching speed advantage. Since the current conduction mechanism is due to
10
bipolar action with its associated injection ofminority carriers at high current levels,
the current density performance of the IGBT is better than that of a regular power
MOS device since the on resistance of the device is reduced.
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Figure 2.8 (a) IGBT cross section, (b) electrical circuit equivalent, and (c) current
switching waveform.
Figure 2.8a shows a representative cross section of the IGBT, and figure
2.8b shows the equivalent electrical circuit. When the collector to n-drift layer
junction is reverse biased, the device provides good blocking voltage
characteristics. When the collector is forward biased, the device still has good
1 1
blocking voltage capabilities since the p-base to n-drift region junction is reverse
biased as a result of the emitter being shorted to the base. The device switches on
when a gate bias is applied, and turns off when the gate is grounded which
collapses the conduction channel between the n-i- emitter and the forward biased
collector diode.
The significant difference between this structure and the SCR is the output
current Iq path goes through the channel created under the MOS gate, and not
vertically through the p base. Besides acting to create a blocking voltage when the
MOS is off, the base to emitter short also helps reduce the effects of the parasitic
thyristor so that the IGBT does not latch up but is instead controlled by the gate
voltage. In figure 2.8c, the current waveforms for the IGBT device are shown.
The output current switch-off speed is slightly degraded because of the
inaccessibility of the drift layer by any of the three terminals to deplete the stored
charges, which then is only accomplished by the slower recombination process.
2.2 A Review of Power Integrated Circuit Technologies
As a result of these advances in power semiconductor device technologies
and of the trend towards putting more functionality on signal processing and logic
chips, a joining of the two has taken place in recent years, resulting in the growing
presence of smart power integrated circuits. These smart power chips offer many
improvements over discrete devices, among them improved reliability, reduced
board space and power supply requirements, as well as functions that can not be
achieved easily by using discrete devices, such as temperature sensing and
overvoltage protection.
Although the smart power chip has definite advantages over using discrete
devices alone or in a hybrid configuration, several technical challenges still must be
addressed before these devices become more widely used. Among these are the
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issues dealing with isolation between the power structures and the lower voltage
logic circuits; the improvement in chip design and modeling capabilities; and the
development of robust enough process technologies to permit cost-effective IC
manufacturing. A variety of other related issues need to be resolved also, including
test methodologies and equipment for these mixed-logic and power devices, and
cost-effective packaging schemes to allow for the efficient dissipation of heat
generated by these chips.
Smart power chips can be generally categorized into two groups: the high-
voltage IC (HVIC), which is capable of blocking up to 1000 volts but has only to
switch under 100 mA of current, and the power integrated circuit (PIC) which can
switch up to tens of amperes while operating up to 500 volts [6]. A subset of the
PIC is the medium-power IC, which is capable of switching over 100 mA but
operates under 100 volts. The approach taken to addressing the process technology
and device design issues cited above will vary depending on the application and the
power operation range needed. A general review of the process issues pertaining to
isolation of the PIC components is given below, but other factors such as
packaging and test concerns are beyond the scope of this thesis.
The device fabrication of power ICs is comparable to that for other
semiconductor devices such as memories, gate arrays, and data conversion circuits,
for example. The sequence involves the repeated definition of device areas through
the photolithography process, the introduction of impurities into the underlying
structure of the device, and the definition of device structures on top of the silicon
such as gate material, metal interconnects, and dielectric layers for isolating and
protecting these surface structures. In addition, such miscellaneous steps as
cleaning and in-process measurements are performed to provide the appropriate
environment for fabricating these devices and feed-back of the effectiveness of the
various process steps at different stages of the sequence. Several good texts are
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available on the particulars of the process sequence, and are listed in the
bibliography for reference.
Integrated circuit devices can be divided into two major categories
depending on their active conduction path: those whose current flow mechanism is
horizontal or planar, and those whose current path is vertical [13]. Discrete power
devices are typically based on a vertical structure, where the current flow is between
the active areas near the surface of the device and the substrate of the wafer. Since
the devices are diced and packaged individually, there are no problems to this
approach and is in fact the more desirable one due to the larger cross sectional area
available for current conduction.
In an integrated circuit, however, many active devices are built into a
common substrate, and the substrate is no longer available as a unique terminal for
any one particular device. This necessitates the implementation of an appropriate
isolation technique between the various devices so that parasitic and cross-talk
effects are minimized or eliminated. With the incorporation of power devices into
integrated circuits, the need for this isolation becomes even more critical, since
considerably higher currents and voltages are present
Three main isolation techniques are commonly employed in themanufacture
of integrated circuits [14]. Junction isolation has been used in bipolar process
technology for decades, and relies on the reverse biasing of p-n junctions to
electrically isolate the various components of the chip. A typical vertical bipolar
transistor is shown in figure 2.9 A lightly doped n-type epitaxial layer is grown
over a lightly doped p-type substrate material which has been implanted with a n-i-
region called the subcollector or buried layer. P+ isolation plugs are then implanted
and driven in. Additional implants of n- and p-impurities are performed to form the
base, emitter and deep n-i- regions of the npn device. Since the substrate and the p+
plugs are connected to the lowest potential in the circuit, the reverse-biased
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junctions formed between these areas and the epi create a high resistance isolation
between the transistor shown and its neighboring devices. The need for junction
isolation is one of the reasons why bipolar devices have a lower packing density
than MOS structures, since a large percentage of the chip area is taken up by the
otherwise unproductive p+ plugs.
EMITTER
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Figure 2.9 NPN bipolar cross-section.
MOS devices are lateral devices in that current flow is parallel to the surface
of the wafer. The isolation technique used in MOS device design is also based on
reverse-biased junctions, but is commonly referred to as self isolation since this
reverse biasing comes as part of the operational mode of the transistor and does not
require an explicit substrate contact or an epi layer as is the case with bipolar
technology. In the case of the n-channel MOSFET shown in figure 2. 10, the drain
is typically at a high voltage Vdd of 5 volts, and the source is connected to the bulk
or substrate. These actions effectively reverse bias the source and drain junctions
with respect to the substrate, preventing current flow unless the gate is turned on.
The thicker field oxide (FOX) is used in the definition of the active areas of
the transistor, and to reduce the effects of any parasitic MOSFETs that may be
formed inadvertently by the routing of the polysilicon layer used as the gate of the
active devices and as local interconnects. The p+ region under the FOX is referred
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to as the channel stop. Thermally grown oxide used in the MOS process tends to
have residual positive charges in them which may induce the formation of a
negative channel under the field. This unintended channel would short out the
source and drain regions with that of neighboring devices, and the incorporation of
the channel stop precludes that parasitic action. The major drawback to the MOS
process compared to the bipolar is the greater complexity and tighter process control
required.
GATE OXIDE
GATE ' DRAIN
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Figure 2.10 - N-channel MOSFET cross-section.
A third, though less prevalent, technique is dielectric isolation. This
technique offers the highest packing density of the three, yet at the same time
permits the building of vertical structures such as bipolar devices and GTOs. The
isolation is achieved by building all structures in a tub which is lined with a layer of
silicon dioxide or other such insulator (see figure 2.11), which is supported by a
polysilicon substrate. The devices are fabricated in the silicon contained in the tub,
which can be selectively doped to obtain regions of different resistivities, such as
the base or emitter. Since the structure is vertical, a low resistivity n-i- subcollector
is needed to provide a current path to the top-side contacts. The building of the
dielectrically isolated device is quite challenging and expensive compared to the first
two processes, and consequently few manufacturers have gained the experience to
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widely use this technique. Numerous variations on the basic junction-isolated
bipolar process, the self-isolated MOS process and the dielectric isolation concept
have been proposed to build better PICs [15-22]. However, just as there is no ideal
power switch, there also is no ideal process technology, but instead the choice is
dictated by the application.
EMITTER BASE COLLECTOR
POLYSILICON SUBSTRATE
Figure 2. 1 1 - NPN transistor built with dielectric isolation.
The successful manufacture of smart power integrated circuits thus depends
on the selection of the optimal device structure and process technology for the
application. Such factors as the required switching current, operation frequency,
and blocking voltage need to be considered along with the acceptable power
dissipation of the PIC. The level of integration of the associated logic and control
circuitry also has a significant bearing on the process choice. Such criteria as the
speed of the signal processing required and the amount of circuitry needed and
hence the device size, yield, and cost - must be evaluated against the capabilities of
the process. Table 2. 1 summarizes the strengths and weaknesses of the device
structures discussed, and table 2.2 reviews the merits of the bipolar, MOS and
dielectric isolation processes with respect to usage in power applications.
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DEVICE SCR GTO BJT MOS SIT IGBT
CURRENT/VOLTAGE l
CONTROL
I I I V V V
NORMALLY ON/OFF OFF OFF OFF OFF ON OFF
OUTPUT CURRENT 2
MODULATION
NO NO YES YES YES YES
GATE DRIVE POWER 3 MED MED HIGH LOW LOW LOW
BLOCKING VOLTAGE
(FORWARD)
>2500 >2500 50-1500 50-1000 50-1000 <1000
BLOCKING VOLTAGE
(REVERSE)
>2500
"
<2500 <50 0 0 <500
CURRENT DENSITY 4 HIGH HIGH MED LOW LOW HIGH
SWITCHING SPEED 50KHz 20KHz 200KHz 25MHz 50MHz 50KHz
Table 2.1- Comparison of typical power semiconductor device characteristics.
Table 2.2 - Comparison of power IC process capabilities.
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Table 2.1 notes:
1 - Refers to the gate control mechanism; for the SCR, only the turn-on is noted.
2 - Refers to whether the gate can control the level of the output current
3 - Refers to the power needed to switch the device andmaintain its state.
4 - Refers to the forward current handling ability.
Table 2.2 notes:
1 - BJT refers to linear bipolar, which has different characteristics from I2L bipolar,
and is more applicable in power devices; DI is dielectric isolation.
2 - Refers to the output current obtainable from typical power devices made with
this process.
3- Refers to the level of circuit integration that can be achieved with reasonable
performance, yields and cost.
4 - Refers to the power needed to support the level of circuit integration in note 2.
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3. Theory
3.1 Device Specifications
The OD4/5 integrated circuit is an output driver chip suitable for medium
power applications. The chip consists of logic circuits for controlling the four
output drivers. The IC is designed to fit into a 16-pin plastic in-line package (DIP),
and is intended as a replacement part for driver chips which are presently used in
certain systems within the company and which the company markets.
The device has certain specifications pertaining to the control circuitry and to
the outputs which must be satisfied in order to be qualified as an acceptable
replacement part. Of the sixteen pins, four are the data pins which serve as inputs
to switch the drivers; four are the outputs of the drivers; five other pins are
designated for the steering logic controls, and the other three are the logic power,
logic ground, and analog or power ground for the drivers.
The five control logic input pins consist of output enable (OE), master reset
(MR), chip enable (CE), write (WR) and read (RD). A low voltage level output
enable signal forces the output drivers to turn off, or stop conducting current, and is
intended as a shut-offmechanism regardless of the rest of the control logic. A high
level enables the outputs to be controlled by the steering logic.
The master reset is an input signal which forces the internal logic to reset to
a known state when theMR input voltage level is low. One of the consequences of
this reset is that the low MR also forces the turning off of the output drivers. This
switching off of the drivers is independent of the level of OE. A high level MR
signal permits the rest of the steering logic to function normally.
The chip enable input permits the normal operation of the read and write
operations of the device when it is a logic low. When switched high, CE disables
the switching of the outputs and latches them in their previous states. Its priority is
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overridden by both OE andMR in that if the outputs were latched on by CE, a low
OE orMR would still force the drivers to shut off.
A low level write signal enables the data inputs to control the switching of
the output drivers. When WR is high, any new information at the data pins is
ignored and the outputs remain in the state they were in prior toWR going high.
The read control pin allows the state of the drivers to be read back onto the
input data pins in response to a query by the external controller. The read function
is only activated if the chip is enabled (CE low) and the write disabled (WR high).
The data input pins (Dx) provide the information for switching the output
drivers (Qx), where "x" denotes the number of the input and its associated output.
A high data signal turns on the corresponding output driver, and a low voltage at
the data-in pin switches the device off. The data pins also function as buffered
outputs when the device information is read back. Table 3. 1 summarizes these
control conditions in the form of a truth table. A high logic level at the input pins is
at least 2.0 volts, and a low logic level at the inputs is at most 0.8 volts.
The OD4/5 device is intended to be a general multi-purpose multi-channel
driver in medium power applications. It is to be used in applications such as the
control of small DC motors or shutters, switching resistive loads like small light
bulbs, and driving low frequency large capacitance clock circuits. Figure 3.1
shows a typical application using an OD4/5 device in conjunction with an external
controller such as amicroprocessor.
The outputs of each channel must be capable of switching up to 500 mA at a
blocking voltage of 30 volts minimum, even though the typical current switched is
between 100-250 mA. The maximum voltage drop across the outputs should be
1.5 volts at 500 mA. The off-state leakage current should be less than 100 |iA.
The combined power dissipated on chip as defined by the product of the supply
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voltage and current should be less than 500 mW with all four channels turned on, at
a supply voltage Vdd of 5 volts.
The specifications for the OD4/5 require the outputs to switch on or off
within 2 (isec of a data input level change. Changes in the OE and MR levels also
must turn off the drivers within 2 u.sec. The data read-back must be valid within
500 nsec of the request The times are referenced with respect to the 50% points of
the input signals and the output load voltage Vl (see figure 3.2). These device
operating specifications are summarized in appendix 1. Among the other device
specifications listed, which will not be reviewed in depth in this work, are output
overvoltage protection requirements, operating and storage temperature ranges and
packaging and heat dissipation requirements.
INPUTS OUTPUTS S
OE MR CE WR RD Dx Dx Ox
L H(OFF)
= L - H(OFF)
H H H . Qo
H H L L . L = H(OFF)
H H L L H = L(ON)
H H L H L TS Qo* Q
H H L H H = = Oo
Notes:
1 - H denotes a logic high.
2 - L denotes a logic low
3 - = denotes don't care state
4 - Qo denotes previous output state
5 - Qo* denotes complement ofQo
6 - TS denotes tri-state output
Table 3.1 - OD4/5 truth table.
22
EXTERNAL CONTROLLER
CONTROL
SIGNALS
READ
BACK
DATA
WRITE
DATA
-Xl
f
DIGITAL
GROUND
LOGIC
SUPPLY rn
WR Vdd
CE CE
IVR Q1
D1 Q2
D2 Gnd
D3 Q3
D4 RD
Vss Q4
V
LOAD
SUPPLY
XJLJLJL
D
_,
POWER
[// GROUND
Figure 3.1- Typical OD4/5 application diagram.
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Figure 3.2 - OD4/5 switching time diagrams.
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3.2. Device and Process Selection
As discussed in an earlier section, the selection of an appropriate power
device to use is dependent on the application, and there is no set answer except in
cases where the choices are narrowed down because of special demands in the
application which rules out the others. With a power integrated circuit, an
additional choice must be made as to what process technology to use which allows
good performance of both the power device and the logic circuits. The inclusion of
this second decision criteria, however, may aid in the solution to the first question
and help screen out some of the otherwise available devices.
Based on the device specifications of the OD4/5, the power switch selected
must of necessity be a gate turn-off type device, ruling out the thyristor family of
devices. Because the drive requirements are very modest with respect to current
and blocking voltages, the GTO and IGBT can be ruled out based on figure 2.1 and
the additional process challenges in having to build efficient isolated four layer
device structures. Since the SIT is a normally on device, the control circuitry
would become more complicated due to the uncertainties of the start-up conditions
for various applications. The choice of device types can thus be narrowed down to
the bipolar driver and the MOSFET switch.
Two power MOSFETs were discussed earlier, the DMOS and the VMOS
devices. The processing of VMOS devices is cumbersome, and consequently it is
not as prevalent in the industry, and likewise would not be an option in this case.
Both the VMOS and the DMOS transistors are vertical structures, ideal for discrete
devices but ones which do not integrate well as part of an IC. There is, however, a
lateral DMOS (LDMOS) structure (figure 3.3) which is similar in operation to the
vertical one, except the drain location is at the top-side of the wafer, and hence the
current flow is parallel to the surface.
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Figure 3.3 - Lateral DMOS structure.
Since the OD4/5 will have some control circuitry, a CMOS process is the
more desirable technology due to its higher packing density and lower power
consumption compared with a bipolar process. The speed of the control circuits is
not excessive, and most standard CMOS processes will be more than adequate for
the application. In addition, several standard CMOS processes are already available
in-house and would provide a good basis from which to evaluate the process needs.
The CMOS process chosen as the starting point is a four-micron, double-
polysilicon gate, double-metal technology. The active MOS devices are built with
the second level of poly, while the first level is used in charge-coupled device
(CCD) applications. The PMOS devices are fabricated in an n-well, and the n-
channel transistors built in the p-type substrate with a resistivity of approximately
11 Q-cm. Vertical npn bipolar transistors without subcollector had also been
demonstrated with this process, although with very high collector resistances and
inferior beta roll-off characteristics [23].
The decision on selecting which specific device to use can thus be narrowed
down to four: the standard MOS or npn devices available in this process, or either
a lateral DMOS device or an improved bipolar to be developed based on the present
process, with the stipulation that the existing MOS characteristics are not affected.
Given these options, the final selection depended on the adequacy of each of these
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structures from the standpoint of current drive versus its on-resistance versus the
silicon area needed for the device, and in the case of the latter two choices, the
extent of any process modifications thatmay be needed. To better understand these
issues, a brief discussion of the relevant physics and operation of these devices is
needed. The discussion is kept basic to provide a more intuitive understanding of
the important process parameters which affect device operation. Several textbooks
which cover these topics in detail are listed in the bibliography for reference.
3.2.1 MOS Device Characteristics
The MOS transistor is a voltage controlled device, whose current flow is
dependent on the modulation of the resistance of the surface area under the gate by
the applied gate voltage. Since the physics of operation for the n-channel standard
MOS device (figure 2.10) and the lateral DMOS structure (figure 3.3) are
essentially the same, the discussion will apply to both structures and note any
relevant dissimilarities instead of treating the two individually.
An MOS structure has basically four surface conditions, as shown in figure
3.4. At thermal equilibrium (a), the transistor is off (for an enhancement type
device), and there is no appreciable current flow between the source and drain
regions because they behave as two reverse biased diodes connected back-to-back.
Note that the energy bands are slightly bent even with no gate voltage applied
because of differences in the work functions of the metal and semiconductor and
due to charges in the oxide.
When a positive gate to source voltage Vgs is applied (in the case of an n-
channel device), an electric field is created normal to the plane of the surface
through the oxide layer, and depletes the surface of mobile charges (b). As Vgs is
increased further, electrons attracted to the surface begin to invert the original p-type
silicon and form a conductive n-channel between the source and drain. Further
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increases in the gate voltage results in the case of strong inversion (c), after which
the surface potential5 essentially becomes fixed at two times the bulk potential
*Pf. If a negative gate bias is applied, however, holes are attracted to the surface
from the bulk and a condition called surface accumulation occurs (d), which lowers
the resistivity of the silicon.
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Figure 3.4 - Energy band diagrams of the NMOS device (a) at thermal equilibrium,
(b) in depletion, (c) inversion, and (4) accumulation modes.
The voltage at which strong inversion is reached is usually used as the
definition of the transistor's turn-on, or threshold voltage Vj, and can be expressed
with the following equation, neglecting the body bias:
Vt = Vfb +2f-J^-<~ox (3.1)
where Vfb is the flat-band voltage, Qd is the depletion charge density, and C0x is
the oxide capacitance per unit area. The flat-band voltage term in the above
equation includes the effects of the metal (or poly) to silicon work function
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difference and the various process dependent oxide charges Qox present, and can
be expressed by:
Vfb =OMS-cS <3-2)
The oxide capacitance per unit area C0x, is shown to be related to a processing
parameter, the gate oxide thickness tox, through:
MDX=^ (3.3)lox
where ^o is the permittivity constant of free space (8.854 x 10"14 F/cm) and ^bx is
the permittivity of silicon dioxide (3.9). The depletion charge density is related to
the substrate dopant density and the maximum depletion width through:
Qd = -qNaxdm (3.4)
where Na is the acceptor or hole concentration in the substrate and ^dm is the
depletion region width, which is derived from:
V4esieblPF*dm = V-^- (3-5)
and where Esi is the relative permittivity of silicon (1 1.7).
Knowing the threshold voltage expression, the current characteristics of the
device can be derived with respect to the gate voltage. As shown in figure 3.5, the
operational region of the NMOS transistor can be divided into a linear and a
saturation region. When the gate voltage is increased past the threshold the channel
becomes inverted and allows current flow from the drain to the source as the drain
voltage is increased. The current follows linearly the drain voltage, and can be
approximated to the first order by:
Ids = hiCox j; [(Vgs - VT)Vds - Y-f^ } (3.6)
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where M-n is the electron mobility at the surface,W is the width of the channel, and
L is the effective channel length of the transistor. Although this has been shown to
be an overestimation of the actual device current obtained by approximately 10-20%
due to the presence of a potential gradient along the channel arising from the bias on
the drain [24], equation 3.6 provides a simple expression for hand calculation
purposes.
8
VDS
Figure 3.5 - Typical NMOS I-V characteristics.
As the drain voltage increases further, the positive bias counteracts the
effects of the gate voltage, and the surface potential underneath the gate near the
drain region is reduced. When the drain voltage is equal to (VgS - Vy), the charge
in the channel at the drain becomes zero, and the channel is pinched off. The drain
current has become saturated, and further increases in the drain voltage ideally
would no longer result in the steep linear response in drain current displayed
previously. This behavior of the transistor in the saturation region, however, is of
more importance in power applications since the output voltage at the drain is
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typically greater than (VgS - Vt) in application. The drain current in this region is
approximated to the first order by:
IDS = \ ^nCox j; (Vgs - VT)2 (3.7)
Again, the actual current will be lower than that given in equation 3.7 because of the
reduction in the mobility of the electrons due to increased carrier scattering at the
oxide-silicon interface [24]. Even though equation 3.7 shows Ids as no longer
affected by the drain voltage, in reality there is a slight dependence due to the finite
resistance of the channel in saturation. This saturated current is an important
concern since it represents the maximum current the device can sustain at a given
gate bias and a given threshold voltage as determined by the process parameters.
One of the important parameters in evaluating an MOS device is the
transconductance, which is a measure of the effectiveness of increases in the gate
voltage on producing more drain current, and is defined as:
gm =f^ = UnCoxy; (Vgs - VT) (3-8)8Vgs L
Using equation 3.6, the channel on resistance can be derived as:
= 6VdS= L (39)n
8lDs WMWVgs-Vx)
and the power dissipation of the device during current conduction is related to the
on-resistance through the following:
PD = IdsVds = lDS2Ron (310)
From these equations, it is apparent that the geometry of the device, the thickness of
the gate oxide, and the mobility of the electrons in the channel play an important
role in the current drive and power dissipation of the MOS transistor. The mobility
is related to the doping concentration in the region under the gate, and hence is also
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a process dependent parameter and therefore fixed for a given process. For the
designer, the only degree of freedom in the design of the transistor is in the
manipulation of the device channel width and length.
In addition to the current handling capability and the on-resistance of the
MOS device, the other device parameter of concern is the ability to withstand the
load voltage, or its blocking voltage capability. This can be determined by
calculating the breakdown voltage of the transistor, and comparing whether this is
sufficient for the application or not.
The MOS transistor, like other structures which utilize p-n junctions, is
subject to the same mechanisms which affect its breakdown performance. The two
primary breakdown mechanisms in a reverse-biased p-n junction are avalanche and
Zener breakdowns [25]. In avalanche breakdown, free carriers accelerated by the
electric field gain high enough energy to dislocate bound electrons in the lattice
upon collision with the lattice. For every such collision, an electron-hole pair
(EHP) is created, and these free particles become candidates themselves to dislocate
additional particles, thus increasing the current through an avalanche effect.
In Zener breakdown, the reverse biasing causes a sufficiently high electric
field to sever bound particles from their bonds and cause them to tunnel through the
potential barrier associated with the junction. This can only happen when the fields
are very high
(10^ V/cm) and the depletion region width is narrow enough (4 nm)
that tunneling can occur, which implies highly doped regions on both sides of the
junction. In a particular junction, only one of these two breakdown conditions
dominates, and is dependent on the junction concentrations.
In an MOS device, two additional breakdown mechanisms are present:
punch-through and oxide breakdown [26]. As a p-n junction is reverse biased, a
depletion layer is formed which tends to extend out further into the more lightly
doped side of the junction. For an MOS device, the reverse bias on the drain to
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substrate diode causes the depletion region to extend out into the body, which is
significantlymore lightly doped. If the channel length of the transistor is short, the
depletion layer may extend out far enough to contact the source, creating a short
between the drain and source.
Oxide breakdown occurs when the applied voltage on the gate causes the
electric field generated to exceed the dielectric breakdown strength of the gate oxide
material, resulting in a large current flow and irreversible damage to the gate oxide.
The Zenermechanism can be avoided by keeping highly doped p+ and n+ regions
apart, and oxide breakdown is not a concern in the case of the OD4/5 because of the
low input voltages present (7 V maximum). Avalanche breakdown is a function of
the particular process, and punch-through is dependent on the layout of the device.
Avalanche breakdown, as discussed earlier, is the result of carriers gaining
a sufficiently high energy from the electric field to dislocate other particles. The
electric field present is a function of the difference in potentials between the two
sides of the junction and the width of the depletion layer created by the reverse bias.
The analysis of the junction breakdown has been widely reported [27-29], and only
the notable points are presented here.
In the case of a one-sided, or abrupt, junction where the doping
concentration of one side is much higher than that of the other, the analysis can be
simplified to yield the expression for the maximum electric field below:
Bn-,-3^ (3.11)
sib
where the depletion region width is:
V2esieb(Vbi+Vbias)xd =A/ ^-^ (3-12)
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Na is the doping concentration on the lightly doped side (in this case the p-type
substrate, hence Na), Vbias is the applied reverse bias at the junction, and Vbi is the
built in potential associatedwith a p-n junction and is expressed by:
VH-Vtln^) ,3.13)
In equation 3.13, Nd is the donor concentration on the n+ source side and Vt is the
thermal voltage which is a function of temperature:
xr kTVt=
(3.14)
The thermal voltage is usually taken to be 0.026 at room temperature, since
Boltzmann's constant k equals 1.38 x 10'23 J/K and the charge q is 1.6 x 10"19 C.
The breakdown voltage BV can be determined by setting the expression in equation
3. 1 1 to be the critical electric field Ecrit at which breakdown occurs, substituting
equation 3.12 into 3.1 1 and solving for the voltage. Since the built-in potential is
typically between 0.5 to 0.8 volts and is much smaller than the applied reverse bias
voltage term, it can be ignored and a final expression for the breakdown voltage can
be approximated by:
^si^oEcrit2
BV =^NT (315>
At first glance, the breakdown of a p-n junction seems to be affected only
by the dopant concentration on the more lightly doped side and not related to device
geometries. However, it can be shown [30] that the above is only valid for devices
which are completely planar; in the case of integrated circuits where the junctions
have finite depth and hence curvature, the higher electric fields at the curvature
cause the breakdown to occur earlier than what is indicated by equation 3. 15. Thus,
the breakdown voltage due to the avalanche effect is also device geometry
dependent. Various schemes have been proposed to control this degradation and to
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bring the breakdown voltage closer to that predicted in equation 3.15 by distributing
the field more evenly and decreasing its concentration in one area [31-33]. The
punch-through voltage can be determined from equation 3.12, and hence the
designer can control both breakdown mechanisms through layout and design
techniques.
In conventionalMOSFET devices where the highly doped source and drains
are diffused into a lightly doped substrate, the depletion region of the drain can
spread far into the substrate and across to the source at high reverse biases, causing
punch-through. To guard against this, device geometries must be made large. This
exacts a price in space utilization and hence manufacturing costs.
The DMOS transistor was developed as an answer to this drawback of
conventional devices. As shown in figure 3.3, the drain is extended by a lightly
doped n-drift region, which may be built on top of a p-type substrate in the case of
a LDMOS. Since the depletion width is inversely related to the doping
concentration of a region (equation 3.12), the addition of this n- drain extension
allows some of the depletion width to spread into this area instead of all into the p-
base region, thus increasing the punch-through voltage of the device.
While the LDMOS structure helps reduce the space needed compared to a
conventional MOS device, the addition of the n-drift region presents two new
problems. The first is increased process complexity by having to provide an
additional implant or diffusion for the tightly doped n-region. The second problem
is an increase in the device on-resistance.
The on-resistance of a conventional MOS device consists of three
components: the parasitic resistances associated with the source and drain
diffusions, and the channel on-resistance Rch (see figure 3.6a). The source and
drain resistances Rs and Rd are usually small compared to the channel resistance
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because they are heavily doped and small regions, so the effective on-resistance of a
conventionalMOS device is as defined by equation 3.9.
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Figure 3.6 - Resistance components of (a) conventionalMOSFET and (b) LDMOS
device.
In a lateral DMOS device, there are two additional components to the overall
device resistance, as denoted by Ri+2 in figure 3.6 b. Since the gate of a LDMOS
extends out over the p-base and partially over the drift region, the bias on the gate
not only inverts the surface of the base region, but also accumulates the surface of
the n-drift region underneath the gate, acting similarly to an n-channel depletion
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mode transistor. This channel resistance can be represented by Ri , and is
expressed by equation 3.9, with the difference that the mobility is now that of the
electron in the accumulated region.
The final component of the LDMOS is R2, which represents the resistance
of the n-drift region that is affected by the current flow from source to drain. The
current flow can be modeled similarly to an electrostatic problem, with lines of
current extending out radially from the drain to the source [34]. Taking that
approach, the resistance can be expressed as:
R2=^rln^i.
+ ln^wnl, ri Ti )
where p is the resistivity of the drift region, W is the channel width, L is the
effective length of the resistor R2, and ri and r2 are the effective radii of the current
source and sink.
From the above equations, estimates can be made of the device size required
to build MOS transistors which can switch 500 mA and withstand 30 volts at the
output, and with an on-resistance of 3 ohms (1.5 V/500 mA). The trade-off
between the smaller area of the LDMOS versus the lower on-resistance of the
conventional MOS device can also be evaluated.
For the process selected as the potential candidate, the gate oxide thickness
o
is 800 A, the threshold voltage is 0.7 V, and the mobility has been measured to be
around 750 cm2/V- s. The resistivity of the substrate is 1 1 Q-cm, corresponding to
a dopant concentration of 1.3 x 1015 cm"3. For a conventional MOS device, the
estimated gate size ratio (W/L) must be at least 1670 based on an output current of
500 mA (equation 3.7), or at least 2400 based on an on-resistance limit of 3 ohms
(equation 3.9). Assuming punch-through is the breakdown mechanism, the gate
length must be at least 6 Jims to sustain 35 V (equation 3.12). An estimate of the
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device size for one power transistor came to 750 |j.m x 650 |im using an optimal
layout scheme employing interdigitated source and drain regions, using the standard
layout rules in place for the process and accounting for the inaccuracies in the
derived equations.
However, due to the relatively shallow junction of the source and drain
diffusions in the process (0.67 urn), the breakdown voltage between the source and
drain BVdss is lower than the 35 V required. Consequently, a standard NMOS
device utilizing this process was not a preferred option. A LDMOS device with the
same current and power dissipation capabilities was estimated to be slightly larger
in size. Since the load voltage is not extremely high, any gate length reductions
gained to improve the punch-through characteristics was more than offset by the
additional layout space required to implement the n-drift region and to compensate
for the inherently higher on-resistance of the device.
3.2.2 BJT Device Characteristics
Given that a vertical npn bipolar device is available in the process, the merits
of using such a device should be evaluated. The BJT is a current driven device,
and due to its conduction mechanism being both minority and majority carrier
based, its frequency response is inherently slower than that of an MOS device.
Since it is a current driven device, to stay turned on the control current must be
maintained, implying a more power-hungry device than an MOS transistor.
However, due to its structure and operation, the on-resistance of a power bipolar is
inherently lower than that of an MOS device of equivalent size, resulting in it being
amore efficient switch at lower switching frequencies.
As previously shown in figure 2.4, the bipolar transistor is a three terminal
structure consisting of two p-n junctions built back to back. The output current at
the collector is related to the input current at the base as stated previously in
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equation 2.1. Figure 3.9 provides a basis for understanding the current flow and
other important device parameters associated with a bipolar transistor. Again, to
provide a more intuitive understanding of the interaction of the process parameters
with the device characteristics, simplified cases are used in the derivations.
Since the BJT consists of two diodes, it has four quadrants of operation:
the forward and reverse active regions, the saturation region, and the cutoff mode
(see figure 3.7). Since the collector of the transistor is very lightly doped compared
to the emitter in standard IC technologies, the device is in effect not bidirectional,
and the reverse active region can be neglected in the discussion. As the transistor
turns on, it goes from cutoffmode through the forward active regime to saturation.
The device in the cutoffmode provides the blocking voltage necessary in a power
device; its current drive capabilities are affected by its characteristics in both the
active and saturated modes, and the on-resistance is determined by its characteristics
in saturation.
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Figure 3.7 - Bipolar transistor operating regions.
Figure 3.8 shows the energy band diagram of an npn transistor. With no
biases on the transistor terminals, there is a slight barrier to conduction in both
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junctions due to the built in potentials of the junctions (dotted lines). In the forward
active mode, the base-emitter junction is forward biased and the base-collector
junction is reverse biased. The base-emitter potential barrier is lowered by the bias
voltage amount and results in the injection of electrons into the base (as shown) and
a corresponding injection of holes into the emitter (not shown). At the collector
junction, the reverse bias creates a large potential difference and causes a strong
electric field which serves to sweep any electrons near the junction across the
collector-base depletion region and into the collector, creating a collector to emitter
current in the device. When the transistor is off, it is in the cutoff region and the
emitter-base junction becomes reverse biased, creating a large potential barrier
which obstructs current flow in either direction.
EMITTER BASE COLLECTOR
Figure 3.8 - Energy band diagram of npn transistor in equilibrium (dotted line) and
operating in forward active regime (solid line).
The injected electrons constitute a current denoted by InE in figure 3.9,
while the injected holes form the component current Ip. As the injected electrons
cross the base region, some recombine with holes in the base and are lost from the
current flow. The electrons which do emerge from the base and into the collector
are denoted by Inc- Additional components of the overall current flow are the
emitter-base space charge region recombination current Irg and the collector reverse
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saturation current Ic0, which is actually made up of several components. Since the
transistor is made up of two p-n junctions, depletion regions exist at each and are
denoted by xdE and *dc as shown. The two depletion layers are of differing widths
due to the differences in dopant concentrations in the three regions.
From the above discussion, several conclusions can be made intuitively: To
maximize the number of injected electrons collected at the collector side, losses in
the base must be minimized. This can be accomplished by having a base region that
is more lightly doped than the emitter. The loss can also be minimized by designing
a very narrow base width. Both of these actions serve to help lower the number of
electrons lost to recombination and successfully traverse the base region. From
figure 3.9 it can also be seen that a limit to the width of the base that can be
realistically achieved is dependent also on the operating voltages on the device. To
minimize the basewidth and still be able to withstand high voltages, the collector
side must be very lightly doped and thick enough to sustain the depletion layer
formed by the reverse bias.
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Figure 3.9 - Current flow in an npn bipolar transistor.
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Noting that electron flow is opposite in direction to the conventional current
flow, the expressions for the collector, base and emitter currents can be summed up
from figure 3.9 as follows:
Ic = Inc + Ico (3.17)
Ib = IpE + IrB + Irg-Ico (3.18)
- IE = InE+ IpE + Irg (3.19)
The sum of all the currents entering the devicemust be zero, so:
lE + Ib + Ic = 0 (3.20)
Several device parameters can now be defined. The common base current gain of
the transistor is defined as the ratio of output current to input current, and is given
by the following:
ocF = -
Ic " Ico (3.21)
Substituting equations 3.17 and 3.19 into 3.21 yields:
aF = - - _ (3.22)
Inc
1 "" InE+ IpE + Irg
Equation 3.22 can be redefined as:
aF= aTy (3.23)
where aT is the base transport factor and is expressed by:
aT=^c (3.24)
InE
and yis the emitter injection efficiency given by:
Y= ^ = (3.25)
InE+ IpE + Irg
To obtain an expression for the collector, or output, current with respect to these
parameters, equation 3.21 can be rearranged to yield:
Ic = -fIe + Ico <3-26)
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A final parameter can be derived by substituting equation 3.20 into 3.26 and
solving for the collector current:
Ic =-r Ib+ ;
~ = Mb + ICEO (3.27)
1 - ocp 1 - aF
where Pf is the common emitter forward current gain and Iceo represents the
second half of the rightmost side of the equation. From equation 3.27, the
relationship between the base current supplied to drive a transistor and the collector
current switched is evident, and the beta, or Pf, of the device is commonly used as
a measure of merit. Iceo is typically very small compared with the first term in a
transistor's normal operating range, and equation 3.27 can be reduced to just the
first term, as shown in equation 2.1.
The current components shown above arise from the motion of carriers in
the semiconductor, and can be restated to show the effects of process and device
geometry through a set of equations based on the majority and minority carrier
concentrations, analogous to what is done for the equations for diode currents.
Current flows in p-n junctions are due to a drift component and a diffusion
component. The drift current is caused by an electric field E created when a bias is
placed across the junction. The diffusion component (d/dx) arises from the gradient
in carrier concentration in the semiconductor. The hole and electron currents can
thus be expressed as:
In = qAE^nnE + qAEDn^
(3-28 a)
Ip = qAE|ippE - qAEDp^ (3.28 b)
where In and Ip are the electron and hole currents, respectively; \in and Up are the
electron and hole mobilities, n and p are the carrier concentrations, Dn and Dp are
diffusion constants of electrons and holes in the semiconductor material, and Ae is
the emitter area. Assuming the injection level is low, and the condition of space
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charge neutrality holds, the minority carrier, or electron, current in the p-type base
is due to diffusion only. This then implies that the electric field in equation 3.28a is
zero, and the electron current can then be rewritten as:
In= qAEDn^f (3.29)
where the subscript p associated with the electron density n denotes in the p-base
region. The electron distribution in the neutral base region can be described by the
continuity equation given by:
d"-Dnd!nJi_np-npO-0 G3o)dt"ndx2
^
_ (3-3U)
where Th is the lifetime of the electron in the base region. Equation 3.30 has the
general solution given by:
np(x) = npo +
AeX/Ln
+
Be_X/Ln (3-31)
where A and B are constants which can be determined upon solution of the equation
with boundary conditions, and Ln is the diffusion length of the electron in the base
and can be given as:
Ln = V^nXn (3.32)
and the diffusion constant can be related to the electron mobility through:
Dn = ^nVt (3-33)
Figure 3.10 shows the minority carrier distribution in an npn transistor and,
taking the origin to be at the base-emitter depletion edge, the boundary conditions
which are encountered in the solution of equation 3.31 is given as:
np(x=0) = npoevBE/Vt (3.34 a)
np(x=xB) = 0 (3-34 b)
where Vt is the thermal voltage given in equation 3.14, Vbe is the base-emitter
junction bias, xr is the width of the base and npo is the equilibrium minority carrier
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concentration in the base and is denoted by the dashed line in the figure. It is
related to the doping in the base Na and the intrinsic carrier concentration n[ by the
following mass-action law:
.2
> = (3.35)
The conditions on the boundary can be understood by referencing the figure. At the
base-emitter depletion edge, the electron concentration is above the equilibrium by
an amount that is an exponential relation to the applied bias. The second part states
that under reverse bias the minority carrier concentration at the base-collector
depletion edge is zero, which agrees with the earlier statement that the electrons in
the region are swept across by the fields created as a result of the reverse bias. The
solution to equation 3.31 is then given by:
Vx) = nPo(eVBE/Vt"1)
sinh
xB - x
sinhft J
+ npo
sinh
1 - iLnJ
sinh
Ln
(3.36)
In the case when (*b / Ln) 1, as is typically the case with devices made with
modem technology, equation 3.36 can be reduced to:
yo-po.^i-i (3.37)
From equation 3.37, it can be seen that the distribution of the minority carriers in
the base region can be approximated by a straight line, and the total charges in the
base is given by a triangle whose area is:
~ qxBnpo(0) qxBni VrfMt^B"
2
'
~
2Na
C (3.38)
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Figure 3. 10 - Minority carrier distribution in an npn under active bias.
The current components and device parameters of equations 3.17 to 3.27
can now be rewritten as a function of physical parameters such as the device emitter
area, base width, junction bias and doping concentration. Taking the derivative of
equation 3.37 and substituting the result along with equation 3.35 into equation
3.29, an expression for the injected electron current is arrived at:
InE = ~ qAEDn
( n;25L_ Lvbe/Vi
xBNa,
(3.39 )
In the emitter, the injected holes can be treated in an analogous fashion. However,
as shown in figure 3.10, the boundary conditions for the solution of the
corresponding differential equation is different, in that the hole density reduces to
the equilibrium concentration instead of zero:
Pn(0)=PnoeVBE/Vt (3.40 a)
pn(x=xE)=pno (3.40 b)
If the emitter length xE is assumed to be much shorter than the hole diffusion length
Lp, however, the solution can be simplified and the resulting expression for the
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hole current in the emitter be given by equation 3.41, where Ndis the donor
concentration in the emitter:
IpE = - qAfiDp
'&BE/V' ^
For the case where the base recombination is insignificant, the emitter injection
efficiency can be rewritten using equations 3.25, 3.39 and 3.41 to yield:
[l
xENdDn J (3'42)
From equation 3.42, it can be seen that the base doping of a well-designed
transistor should be as small as possible compared to the emitter doping. The
recombination current in the base can be given from equation 3.38:
IrB = -^=2AH^evBE/Vt (3.43)
th 2 NaTn
From equations 3.17 to 3.20, 3.32, 3.39 and 3.43, the collector electron current
can be derived as:
Inc = InE - IrB = InE (1 - ^^ 1 (3.44)
Equation 3.24 for the base transport factor can now be rewritten from 3.44 as:
xr2^B
2Ln
ccT = 1 _ ^ (3.45)
The space charge recombination current is an important component of the current
flow, but its effect is primarily in the low current regime, and is not as much of a
concern for a power transistor. With that assumption, the final device parameter
beta can be expressed as:
B pjNaDp (346)PF-(xENdDn +2Ln2J C '
From these equations, it can be seen that the current induced by the applied
bias on the base-emitter junction can be qualified by a set of device parameters
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which link the various components of the current flow in a bipolar transistor. The
basis for these parameters lie in process and device geometry characteristics, and
are most heavily influenced by the width and doping of the base region, which
agree with the intuitive discussion in an earlier section. These equations are only
approximate but are useful in highlighting the relationship between the device
performance and the process and device geometry.
Of particular interest in the application of power bipolar devices is its
behavior at high currents. The equations above are derived under the assumption of
low level injection, where the majority carrier concentrations in each side of the
junction is relatively unaffected by the injected carriers. Under the condition of
high level injection, this is no longer true. In the case of high level injection at the
base-emitter junction, the injected electrons from the emitter cause the basemajority
concentration (holes) to increase, effectively increasing the base impurity
concentration. From equation 3.42, it can be seen that an increase in the base
acceptor concentration Na results in a reduction in the emitter injection efficiency.
The carrier concentrations and hence currents which were exponentially dependent
on the base-emitter voltage are modified, and this dependence decreases to:
IcaeVBE/2Vt (3.47)
Another effect of high level injection is at the collector, and is referred to as
the Kirk or base push-out effect [35]. Under low level conditions described
previously, it was assumed that the electron density at the base-collector space
charge edge is virtually non-existent, and a depletion region and resultant field
existed as a consequence of the reverse bias across the junction. As the electron
concentration increases, this field is diminished and the depletion layer shrinks,
while the effective base region increases. This widening of the base region serves
to decrease the base transport factor and as a result, the current gain (equations 3.45
and 3.46).
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Yet another consequence of high level injection is the phenomenon of
emitter current crowding. Since the base has a finite resistance, and increases in
carrier injection correspond to increases in base current, at high base currents these
resistances cause a noticeable voltage drop to occur. Depending on the distance
between the base contact and its active region, the drop in potential along the base
can cause local turn-on where parts of the emitter-base junction begin to conduct
sooner than other areas. This reduces the effective emitter area, which increases the
current density in the conducting areas andmay lead to device failure.
High level injection, however, is also a boon to bipolar and p-n-p-n devices
because the increase in carrier density acts to effectively lower the on-resistance of
the device. The saturation, or on-resistance, of a bipolar device can be determined
with figure 3.11, representing the cross section of the available bipolar device in the
candidate CMOS process.
N+ EMITTER PBASE
N+ COLLECTOR
CONTACT
Figure 3.11 Vertical npn structure in a standard CMOS process technology with
associated resistive components of Res
in this planar technology, the contacts to the terminals are all at the top of
the device. This creates a current path where injected electrons from the emitter
travel down through the base region to reach the collector. This vertical flow has
the advantage of presenting a larger cross sectional area for the current. Upon
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reaching the collector, however, the electrons must travel back up to the surface
terminal, necessitating a lateral movement followed by one upwards. The collector
to emitter resistance Res can then be modeled by dividing the overall resistance into
three subcomponents corresponding to each of these directional movements.
Resistor Ri represents the composite resistance of the emitter contact, the
emitter region, and the base region. It is usually a small component of the overall
collector series resistance since the emitter is heavily doped, the effective base
resistance is lowered during high level injection, and both regions are very narrow
compared to the length of the current path.
The components R2 and R3 represent the resistance of the tightly doped well
region in the lateral and vertical directions, respectively. The well is lightly doped
for two primary reasons. The first is to allow the reverse bias across the collector
to base junction to deplete into the well and not the base, since basewidth control is
important in obtaining predictable bipolar characteristics as previously shown. The
resistivity of the well along with its depth also helps determine the holdoff voltage
of the device, analogous to the discussion on junction breakdown discussed in the
previous section of MOS devices. The second reason for the lightness of the
doping in the well is to control the threshold voltage of the p-channel MOSFET
devices in the CMOS technology, sinceVt and hence the I-V characteristics of the
device is related to the charge density of the well surface under the gate, as shown
in equations 3.1-3.5.
The resistances can be approximated to the first order by:
R =^ (3.48)
where p is the resistivity of the well, 1 is the effective length of the current path,
and
A is the cross-sectional area through which the current flows. The lateral cross
sectional area is limited by the difference between the junction depth of the well and
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the junction depth of the base. The vertical area is dependent on the size of the
collector contact.
To decrease the collector resistance, the contact area and the junction depth
of the well can be made larger; however, that exacts a penalty in the die size and
hence device yield and cost. Another alternative is to increase the well doping.
This, too, has drawbacks since it alters the threshold characteristics of the MOS
device and reduces the breakdown voltage of the npn.
A bipolar transistor, being a series of p-n junctions, has several breakdown
voltages associated with it, and consequently the breakdown mechanisms are
essentially the same as those discussed in the MOS section. The emitter to base
breakdown, BVebo> is typically under 6 volts and due to the Zener effect since
both sides are relatively highly doped. The collector to substrate breakdown
BVcss is due to the avalanche mechanism and often approaches the planar
breakdown voltage value because of the larger dimensions involved. The collector
to base breakdown, BVcbo is also due to avalanche multiplication.
The collector to emitter breakdown, BVceo. is important in a high voltage
device because it helps determine the maximum holdoff voltage of the switch in the
off state. This breakdown has two causes: avalanche breakdown and punch-
through. Although avalanche has been described with reference to a p-n junction,
this mechanism still can hold for the BVceo even though both the collector and the
emitter are n-type regions. This is true because the collector current is related to the
emitter current, which is determined by the base-emitter voltage. Thus, the
collector to emitter breakdown can be approximately related to the collector-base
breakdown voltage through:
BVcEO = BVCBO (3.49)
A? Pf
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where n is typically a number between 2 and 4 for silicon devices. This relation
may put a severe constraint on the device, since the BVceo may be severely
degraded. For example, if the collector-base breakdown is 200 V, and the gain of a
typical power transistor is 20, with an n of 2 the BVceo is under 50 V. This
limitation can be overcome if the base and emitter is made a virtual short, which
then returns the BVceo to a value approaching BVcbo-
The second collector to emitter breakdown mechanism is punch-through,
and is similar in concept to punch-through in an MOS transistor. In the case of the
BJT, the reverse bias across the base-collector junction causes a depletion layer to
extend into both sides of the junction, the width of each being determined by the
doping concentration of that side, as related in equation 3.12. Though usually
small, the depletion into the base could under certain circumstances reach
completely across the base region and short out the collector and emitter regions.
From the breakdown considerations, increasing the well (collector) doping
in the standard CMOS process would not be a feasible alternative to decrease the
transistor on-resistance. A standard solution to this common problem is the
incorporation of a highly doped buried layer to decrease the lateral resistive
component R2, and the addition of an n+ plug under the collector contacts to
decrease R3, as shown in figure 2.9.
From the above discussion of the issues involved in selecting an appropriate
driver for the OD4/5 design, it became obvious that the present standard CMOS
process originally targeted for use would be unsuitable, and regardless ofwhether a
bipolar orMOS device was decided upon, certain process modifications need to be
made. If the bipolar device had a subcollector and the n+ plug added to it, the high
saturation resistance can be overcome through good layout practice.
To choose between whether to use a bipolar or MOS device, estimates of
the area required were made using the current equations above. Neglecting the Ico
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term in equation 3.17, and using an electron mobility of 120 (cm2/V-s), the
diffusivity Dn can be derived as 3.1 (equation 3.33). With process parameters of
Na = 5 x 1018/cm3 and xB at 0.55 urn, equations 3.24, 3.45 and 3.39 can be used
to estimate an effective emitter area of approximately 175 urn per side. This
translates to a device of roughly 400 um per side when the proper layout rules are
used to include the base and collector regions in an interdigitated design.
Assuming a 50% increase in device size to compensate for the on-resistance
criteria, the bipolar device would still be more space efficient than using an MOS
device. Since the switching speeds required are relatively slow (2 (is on and 2 lis
off, at a frequency of 250 KHz), the decision was made to implement the chip with
a bipolar driver and CMOS control logic. As a result of this decision, a process had
to be developed which would allow the addition of the needed bipolar regions such
as the buried layer and the n-i- plug.
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3.3 BiCMOS Process Development
From the previous sections, it can be seen that bipolar transistors andMOS
devices each have their advantages and drawbacks, and neither is superior to the
other in the full range of applications that are encountered in semiconductor
products. While in retrospective it seems obvious that a merger of the two could
result in a technology which retains the superior qualities of both, that union has not
been widely attempted until recently.
The advantages of having both bipolar devices and CMOS circuits on the
same chip had been described as early as 1969 [36], but the additional process
complexities involved discouraged active research in the area until the late 1970's.
With the rising costs associated with process equipment and facilities upgrades, and
wider demand for increased functionality of integrated circuits, BiCMOS as a
technology began to emerge as a cost-efficient alternative in many cases. Since
then, BiCMOS has been utilized in a wide array of devices, including memories
[37,38], gate arrays [39-41], programmable logic [42,43], and processors [44,45]
as well as in analog designs [46,47], drivers [48,49], and even in imagers [50].
Many BiCMOS processes have been proposed with varying feature sizes
[51-53] and different levels of process complexity [54-56], but can all be
categorized into three groups, depending on the application [57]. High
performance BiCMOS is the most prevalent, and is finding increasing use in VLSI
memory and logic chips. These processes typically are very complex, and employ
o
submicron gate lengths, thin gate oxides (< 400 A), and LDD structures for the
MOS devices and subcollector, deep n+ plugs, and polysilicon emitters for the
bipolar transistors. In addition, most of these processes utilize twin wells and
silicides or salicides for source/drain extensions and local interconnects, along with
multiple levels of metal. In such applications, the bipolars are usually used in I/O
drive applications where larger capacitances are encountered and their higher current
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drive capabilities are an advantage over MOS buffers. The bipolar cells in these
designs are usually integrated in with the CMOS devices, placing an extra emphasis
on the selection of an appropriate isolation technique.
A second category is the mixed-signal BiCMOS process, where a fair
portion of the chip is comprised of analog functions. The supply voltages on these
chips typically range from 5 to 15 volts. In these applications, the feature sizes are
not as small, since the emphasis is on the analog performance of the devices and the
closeness of their matching, which can be improved with larger geometry devices.
To satisfy the analog demands, these processes often employ thin film resistors and
double layers of poly for switched capacitor applications. The bipolar capability
may also include a pnp device. Often, the bipolar section of the chip is distinctly
separate from the MOS devices, and the cells are less integrated.
The other category of BiCMOS technology is in the smart power arena,
where bipolar devices are built along with CMOS circuits and DMOS switches.
The operating voltages in these chips can be over 30 volts, with large amounts of
currents being switched. The bipolar devices are typically used for analog
functions as well as drive applications in this technology, and the power devices are
kept apart from the signal processing and analog portions of the circuit. The
devices of different technologies are segregated, with interface circuits joining the
blocks together to work as a unit overall.
The process integration issues are different for the three categories of
applications, and involve trade-offs between such basic issues as the thickness and
resistivity of the epitaxial layer, the junction depth of the wells, the thickness of the
gate oxide, and whether each device type need to be optimized individually or
certain process sequences can be shared. The most common approach taken is to
start with a baseline CMOS process and incorporate modifications or additions to
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gain bipolar devices with reasonable performance characteristics. For the OD4/5
project, this was the path taken.
As shown in a previous section, the bipolar device inherited from the
baseline CMOS process was inadequate from the standpoint of collector series
resistance, due to the lack of either a subcollector or a deep n+ plug. The building
of a new npn device would of necessity include either or both of these additions.
The remaining criteria in the development of the BiCMOS process are to maintain as
much as possible the present MOS device characteristics, such as threshold voltages
andminimum feature sizes, as well as switching speeds which are dependent on the
current drive capabilities and intrinsic and extrinsic capacitances.
The process flow for the baseline CMOS technology targeted for use is as
shown in figure 3.12. The starting material is <100> p-type substrate with a
resistivity of approximately 1 1 Q-cm. The n-well is implanted with phosphorus (P)
at 150 keV and a dose of 2.4 xlO12cm-2 and driven in at a temperature of 1225 C.
The final junction depth of the well is 6.7 urn. A nitride layer is put down, and a
boron (B) implant is performed to adjust the threshold voltage of the field region,
which also serves as the channel stop. A field oxide is then grown, which defines
the channel width of the MOS transistors.
Since the baseline process is used in CCD applications, a buried channel
implant is performed which will later be used in the creation of buried channel
charge-coupled devices. A non-masked boron implant is then performed which
adjusts the threshold voltages of the MOS devices. Two sequences of gate
oxidation and polysilicon deposition are next, which defines the gate of the MOS
transistors and forms the gates of the CCD devices. Due to topography related
issues, the first poly gate linewidth is not as controlled as the second, and thus the
activeMOS devices are all built with the second poly level as the gate material. The
source and drain regions of the MOSFETs are formed with the self-aligned B and
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arsenic (As) implants, followed by an anneal at 1050C. The final junction depths
of the source and drain regions is 0.67 urn for n-channel devices and 1.1 urn for p-
MOSFETs, with threshold voltages of0.75 V nominal for the poly-2 structures.
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Figure 3.12 - Sequence for baseline CMOS/CCD process.
56
The process sequence is completed with the etching of contact holes, the
deposition of a layer of metal and passivation, and the opening of bondpads. An
optional second layer of metal is available if needed. Figure 3.13 shows a cross
section of the process (not including the back-end process steps from contact
through passivation) containing the CMOS devices.
NMOS PMOS
GATE
GATE OXIDE
_ N+
Figure 3.13 - n- and p-channel MOS devices in baseline CMOS/CCD process
In order to keep manufacturing costs low, the number of masks and
processing steps need to be minimized, so the targeted BiCMOS process should
share as much as possible the masks and fabrication steps of the baseline
CMOS/CCD process. The n-well can be used as the collector of the npn; the p
source and drain implant can be used as the base, and the n+ source/drain implant
as the emitter. However, a subcollector and deep n+ plug need to be added,
representing at least two additional masking sequences.
The process integration of the subcollector, n-well and deep n+ plug
represent the major changes to be made to the process for the OD4/5 application,
and present the most challenge. Various trade-offs need to be weighed because the
combined structure has a significant impact on the collector characteristics of the
npn transistor. These trade-offs involve the current drive and on-resistance
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parameters of the bipolar device and its breakdown voltages, as shown previously,
as well as device characteristics of the p-channel MOS structure.
The subcollector and deep n+ plug reduces the on-resistance and improves
the current drive, so ideally should be located as close as possible to the collector
contact at the surface and have as low a sheet resistance as possible However, to
increase the collector breakdown voltage, the collector region should be as lightly
doped and as thick as possible to allow the depletion region to extend into it and
approximate a planar junction.
A secondary concern is that any alterations in the well doping would affect
the p-channel threshold voltage, its punch-through voltage, and change the
capacitance of the source and drain regions, thus affecting the capacitance of the
device and the switching speed. A deep subcollector also implies lower packing
density for the chip due to larger lateral diffusions, which must be kept apart to
prevent devices from being shorted to each other. An incidental benefit of the
addition of a buried layer due to the bipolar requirement is an improvement in the
latchup resistance of the CMOS devices.
As a result of these conflicting issues, the subcollector is usually located
under a well with light doping and far away enough from the base junction to allow
the well to provide the desired breakdown voltage. In a process where the
subcollector is considerably far away from the surface collector contact, the role of
the deep n+ plug in reducing the series resistance is even greater.
Since the subcollector is located deep from the surface, simply implanting in
the dopants is difficult because of the excessively high energies it would require to
achieve the projected range. Consequently, a technique call epitaxy is used wherein
a layer of single crystal silicon is grown on top of the existing substrate. In this
sequence, the subcollector is first implanted in the starting substrate in a relatively
shallow junction, and then an epi layer of the desired thickness is grown over the
58
overall structure. Subsequent structures are then built into the epi in a manner
analogous to what is done with substrate material.
The modifications to the baseline CMOS/CCD process so far have included
the addition of a subcollector implant and subsequent epi growth. To maintain the
n-channel MOSFET characteristics, the epi layer resistivity is selected to be the
same as that of the original starting material, 1 1 2-cm. Because the epi material is
p-type, antimony (Sb) was chosen over arsenic as the subcollector dopant to reduce
the effects of autodoping.
The thickness of the epitaxial layer is dependent on several factors. The
heavy concentration of dopants in the subcollector tends to updiffuse through the
lightly doped epi material during subsequent thermal cycles. If the epi is too thin,
the buried layer doping could overwhelm the dopant concentration in the well as a
result of the updiffusion, effectively turning the well into a more heavily doped
region. This would decrease the collector breakdown as well as alter the
characteristics of the MOS device. An epi layer that is too thick would leave a p-
type gap between the well junction and the subcollector, which is also undesirable.
As a consequence of the addition of the buried layer, the total well drive and
anneal thermal budget in the baseline process had to be decreased to control the
extent of the updiffusion. This then required modifications in the initial well doping
dose in order to maintain the same surface concentration at the p-channel device.
The deep n+ plug is a heavily doped region in order to decrease the collector
series resistance, and as such also has a tendency to outdiffuse into the more lightly
doped well. A wide lateral diffusion would require larger device areas, and is
counterproductive. At the same time, the plug must diffuse into the well deep
enough to connect to the subcollector. To minimize the lateral diffusion and to
reduce processing time by using common steps when possible, the deep
n-i- implant
was placed after the n-well implant but shares the same drive-in cycle as the n-well.
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Since the OD4/5 did not need a CCD, to reduce process costs the buried
channel implant sequence was taken out. The second level poly was also
unnecessary and was eliminated as well. But, since the original process utilized
poly-2 transistors as the active MOS devices, the poly-1 etch and non-masked
threshold adjust implant were optimized for the second poly level. Appropriate
changes in the etch process and in the threshold adjust implant dose were made to
retain the original threshold voltages of the active devices, and to maintain the same
degree of gate linewidth control.
The MOS device threshold adjust is a light, non-masked boron implant in
the baseline process, and the whole die was implanted. The purpose of this step is
to shift the Vt of the n- and p-channel devices to be more symmetrical. Since the
implant is unmasked, it would go into the bipolar areas and create a high resistivity
channel between the base and the epi, which would decrease the amount of base
current going to the npn and increase its drive requirements for the same output
current switched. This forced the addition of another masking level to prevent the
implant from going into the bipolar device regions.
Because of the low on-resistance required in the design, the contribution to
the device resistance is also dependent on the contact resistance of the emitter and
collector areas. It was found that this resistance was higher than desired as a result
of the surface concentration of the baseline n+ doping, which prevented the
formation of a better ohmic contact. This was alleviated by increasing the n+
doping slightly to increase the surface concentration through a double implantation
of the n+ areas; to maintain the effective base concentration and width, the base-
emitter implants and anneal sequence were adjusted to compensate for the higher
emitter concentration.
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Figure 3.14 - Sequence for OD4/5 BICMOS process.
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Although the basic sequence of the BiCMOS process remains similar to that
of the baseline CMOS from which it was derived, the new process has substantial
differences. The front end of the process now includes steps for building the
subcollector and growing an epitaxial layer, as well as modified well implant and
drive parameters. A deep n+ plug is added to the well formation sequence.
The rest of the modifications to the process are relatively minor compared to
the changes at the front-end. The threshold adjust implant is masked, and its
parameters are modified due to the elimination of a second polysilicon material.
This reduction in processing came about because of the elimination ofCCDs as part
of the available device structures, which also voided the need for a buried channel
implant. The emitter and base of the bipolar device are formed concurrent with the
source and drain formation of the MOS devices; however, the implant and anneal
conditions are altered to reduce the contact resistances.
The BiCMOS process developed has slightly more complexity than the
original CMOS process, and requires the addition of several masks to implement
the bipolar devices. However, only a net gain of one mask level resulted due to the
elimination of the CCD portion of the baseline CMOS/CCD process. Figure 3.14
shows the altered process sequence needed to achieve the bipolar devices, and
figure 3.15 shows the resulting process cross-section.
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3.4 OD4/5 Chip Design
As shown in a previous section, the control logic required for the OD4/5 is
not overly complicated, and should be easily implemented in a CMOS technology.
The output drivers are more suited for a bipolar technology because of the current
drive and device size advantages of the bipolar. To interface the control to the
driver, an interface circuit is required. Because of the capacitances associated with
the large area drivers, the interface circuit was implemented in a BiCMOS cell
configuration with CMOS front-end and bipolar back-end, similar to what is
typically done in digital VLSI circuits requiring the high speed switching of highly
capacitive loads.
The first subsection reviews the logic design approach; how the device
specifications as outlined in section 3.1 are translated into logic gates and the overall
control circuit implemented with CMOS standard cells. The following section
reviews the design of these cells, and employs as the base example a CMOS
inverter and its switching characteristics. The next topic deals with the design and
layout of the power device in relation to meeting the requirements of current drive
and on-resistance. The last section covers the design of the BiCMOS interface
circuit which serves as the link between the CMOS control logic and the bipolar
power device.
3.4.1 OD4/5 Control Logic Design
Digital logic circuits can be categorized into combinational and sequential
logic [58]. Combinational logic has no memory or time dependence; it simply
processes whatever inputs are available and outputs the result. Basic logic gates
such as inverters and NORs are examples of such circuits. In contrast, sequential
circuits have memory and have outputs which are dependent on not just new inputs
but also on a previous output condition as well. Examples of sequential logic are
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latches and flip-flops. As seen in table 3.1, the output of the OD4/5 at times is
dependent on the previous state condition, implying sequential logic as well as
combinational circuits.
For simpler designs, the various conditions can be reduced to an equivalent
logic using Boolean algebra and Karnaugh mapping. To do so, the outputs and
inputs of a systemmust be clearly defined. For the OD4/5 circuit, the inputs are the
control logic and data signals, and the outputs are the drivers. But, because of the
requirement of previous state dependency, the selection of an alternate set of
outputs is more instructive.
Sequential logic requires a memory element, and latches or flip-flops are
commonly used as a way to store the output of a previous condition for subsequent
processing with new input conditions. A basic flip-flop is the set-reset (S-R) latch,
as shown in figure 3.16 a, and includes the S and R inputs and an output Q. A
second output is usually available and supplies the complement of the Q output, and
is denoted by Q. A set signal toggles the output Q to a logic high when reset is
low, and a high reset signal changes the output to a logic low. When both the set
and the reset are logic lows, the output retains its previous state through the
feedback of the output to the input of the second gate. In most designs, there is a
disallowed set of input conditions where an error condition can exist if both inputs
are set to the same level, since both Q and Q take on the same output level. Figure
3.16 b shows the truth table of a typical S-R latch.
Many other types of flip-flops are available to a designer, with varying
levels of complexity and control, such as the D-type, J-K, and T-flip-flops, along
with clocked versions of each. For the OD4/5, the level of complexity can be kept
to a minimum since it is not a clocked device, and a S-R flip-flop will suffice.
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S R Qo Q
0 0 0 0
0 0 1 1
0 1 = 0
1 0 = 1
1 1 = X
(a)
= DONTCARE
X NOT ALLOWED
(b)
Figure 3.16 - Set-reset flip-flop (a) logic implementation and (b) truth table.
Since the output enable (OE) signal essentially serves as a gated input to the
rest of the control signals, it can be ignored in the definition of the logic, and
implemented at the end of the design. The truth table for the OD4/5 can be
redefined, with the output of the flip-flop as the input to the driver interface along
with OE. Because the input to the switch is of opposite polarity to the output
voltage, Q of the R-S latch can be defined as the complement of the OD4/5 outputs
Qx. (A high output at the driver, Qx, implies the driver is turned off and the
collector voltage is at the load supply voltage. To turn off the drivers, the input
must be a logic low. Conversely, a logic high at the base of the driver turns it on,
and the voltage at the collector is low). Thus the truth table of the OD4/5 with the
output of the latch as the end product is the same as table 3.1, except the output Qx
is replaced with the latch output Q and the logic states in the Qx column are
complemented.
The set and reset functions can also be implemented with the control signals
MR, CE, WR, RD, and Dx. The Boolean expressions for Q, S, and R can thus be
derived and the logic designed. The Karnaugh map for deriving the latch output Q
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is shown below in figure 3.17, and that of the reset and set signals to the flip-flop
are included in the appendix. From the Karnaugh map, the equation for the latch
output is shown as follows:
Q = (MR * CE * WR * Dx) + Qo[(MR * CE) + (MR * WR)] (3.50)
where Qo denotes the previous state of the output, the bar over a signal denotes its
compliment, the * and the + represent the "and" and "or" logical functions, and the
rest are the various signals to the OD4/5 device. Similarly, the equations for the set
and reset signals can be expressed as a function of the inputs:
S =MR * CE * WR * Dx
R =MR + (MR * CE * WR * Dx)
WR/RD/Dx MR/CE
00 01 1 1 1 0
0 0 0 0 0 /Q&\ 0
0 0 1 0 0 Qo f1l
0 1 1 0 0 Qo U
0 1 0 0 0 Qo 0
1 1 0 0 0 ^Qo Q<^\
1 0 0 0 0 Qo Qo
1 0 1 0 0 Qo Qo
1 1 1 0 0 iQo, Qo^
(3.51 a)
(3.51 b)
Q=(MR*CE*WR*Dx) +
Qo[(MR*CE)+(MR*WR)]
Figure 3. 17 Karnaugh map for S-R flip-flop output for OD4/5 logic.
In CMOS design , the usual gates used are nand/nor type instead of and/or due to
the layout of the physical devices. To convert equation 3.51 to nand/nor
expressions, DeMorgan's law can be used, which states that given two variables a
and b, their negative equivalents can be expressed by:
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aTTj = a*b (3.52 a)
*~b=a + b (3.52 b)
S can then be rewritten as:
S = MR* CE* WR* Dx (3.53)
Since the first three terms are the control logic signals and are common to all four
channels, they can be grouped together apart from the data-in signal, and separating
out the Dx term and reapplying 3.51 yields:
S = (MR+ CE + WR)* Dx (3.54)
Equation 3.54 now states the inputs as a function of a nor gate and a nand gate.
Similarly, the expression for R in equation 3.51b can be rewritten in terms of
nand/nor gates as given:
R = (MR * CE * WR) + Dx + MR (3.54)
Since the data-in pins double as outputs when in the readback mode, expressions
for them can be derived also as a function of the control logic and the latch output.
The logic for the OD4/5 can then be defined as in figure 3.18, using only inverters,
nand and nor gates. The S-R flip-flop can be implemented with two nand cells, and
the data readback is accomplished by switching in either the logic supply or ground
as an input to a buffer whose output returns to the data-in pads. The output of the
flip-flop serves as one of the inputs to the last stage nor, which is a BiCMOS gate.
The other input to the BiCMOS nor is the output enable signal, which has the effect
of gating the rest of the logic. The inverters shown are part of the input buffers.
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3.4.2 OD4/5 Standard Cell Design
To implement the OD4/5 logic, the inverter, nand and nor gates had to be
designed. To simplify the layout, a standard cell approach was taken instead of a
custom design. Since a cell library was not available at the time, a limited set was
developed, ofwhich several of the cells were used in the OD4/5 application.
The standard cell approach was deemed more time efficient because the
design methodology permits easier routing of the connections between the different
logic gates compared with a full custom approach. This exacts a penalty in chip
area, but since a certain die size is needed to afford the heat dissipation requirement,
and since the logic is only a small part compared with the estimated overall die size,
the standard cell design path was pursued.
In a standard cell design, the cells can represent basic functions such as
inverters and nor gates, or can be macrocells such as counters, adders, and so on.
A standard cell approach is characterized by the regularity of the shape of the cells;
commonly each cell has the same height and varies the width to account for the cell
complexity. Local interconnects are typically implemented in polysilicon or one of
the metal layers, and wiring between cells is done through the use of a routing
channel which separates rows of cells. Power and ground supplies are placed at the
top and bottom of each row of cells, and input and output signals are brought into
each row from the channel through crossunders. The structure of the approach
lends itself to efficient placement and routing by computer as well.
In designing a set of standard cells, several factors must be considered to
determine the height and width of each cell to providemaximum efficiency in layout
area consumed versus the
devices'
speed and power dissipation [59]. A cell height
is selected based on the maximum number of gate inputs to be used in cells in the
library and the size of the p- and n-channel transistors needed to achieve the drive
and switching speed requirements. Additional area is budgeted for the logic supply
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Vdd and ground Vss contacts as well as guard ring structures which may be used
to suppress latch-up.
The basic premise of a digital logic cell can be approximated as a switch,
analogous to figure 2.2 for a power device. The cell outputs either a logic low or a
logic high depending on the input conditions it receives. Simple cells may be
composed in series or in parallel with others to create the more complex macrocells,
and such a simple cell library usually includes the basic logic functions represented
by inverters, and, or, nand, nor and exlusive-or devices.
Vdd
v
IN -Vo
V
(a) (b)
Figure 3.19 - CMOS inverter (a) circuit and (b) voltage transfer function.
The most basic functional logic cell is the inverter, which has the source of a
p-MOSFET connected to the drain of an n-MOSFET, with both sharing a common
input gate, as shown in figure 3.19. The inverter has as its output the complement
of its input signal. When the input voltage at the gate of the inverter is at a logic
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low or smaller than the threshold voltage of the NMOS device, the n-channel is
non-conducting. A logic low input also implies that IVjn - Vdd' is greater than the
absolute of the p-channel threshold voltage, and the p-device is on. The output
voltage of the cell is then expressed as the supply voltage minus the voltage drop
across the p-channel device. This voltage drop is determined by the current through
the PMOS and its on-resistance. However, if the output of the inverter feeds into
the inputs of other MOS devices, the current flow is negligible except for the
switching transient, and the output of the inverter will hence rise to approximately
the supply voltage. The output of a logic high input is similarly very close to the
ground level, with the NMOS transistor on and the p-channel device turned off.
The threshold voltage of an inverter is commonly defined as the input
voltage at which the output level is one-half that of the supply voltage Vdd- Two
other parameters are the high and low level input voltages, which are the points on
the voltage transfer curve where the slope is unity, as shown in figure 3.19b. The
low level input voltage can be interpreted as the point at which the n-channel device
is just prior to entering the saturation regime of operation, and conversely, the high
level input voltage is when the p-channel device just becomes saturated. In between
these two points, the transfer curve of the inverter exhibits a sharp, linear transition,
and the corresponding current through the device increases steeply. These two
points are of interest in the design of circuits since Vn. is often used to define the
noise immunity of the gate, and the difference between the two points represent the
region where the most power is dissipated in a CMOS device.
At the point represented by the low level input voltage, the NMOS is in
saturation while the PMOS is in its linear regime. An expression forVn. can then
be written by setting the two currents to be equal (Iosn = lDSp):
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t~{t:\ (Vil
-
v)2
= k'p(r]p [(Vdd - VlL - 'vtpD(vDd - v0)
(vDD-v0r
(3.55)
where
k' is commonly used to express the uCGx portion of the MOS current
equations of 3.6 and 3.7, and the n and p subscripts are used to denote the n- and
p-channel devices, respectively. A second equation is needed to solve for the two
unknown variables Vn_ and V0. Since the low level input voltage is defined as
being where the slope is unity, equation 3.55 can be rewritten in its derivative as:
Vil
p4J
= 2V0 + VTO ) f - iv-n-l - Vdd (3.56)
Similarly, the equations for determining the high level input voltage can be derived,
with the NMOS in the linear regime and the PMOS in saturation, as:
k^^ (VDD-Vm-IVTpD^knf^n =^\ (Vih-Vtn)Vo-^- (3.57)
Vih 1+S o +Vtn +^-^ (Vdd - IVtpI ) (3.58)
The threshold voltage of the CMOS inverter occurs when both transistors are in
their saturation regions, and can be solved bt setting the two current expressions
equal to each other:
THrl (yiL
-
Vtn)2
=kpf^ (Vdd
- Vffl - 1
VtpD2
(3.59)
and solving for the threshold voltage gives:
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vth= : ,
v ",. : \ ' (3.60)
1 +
VTN^VDD-IVTP^k-p^lk-n^]
The CMOS inverter transfer characteristics can thus be seen to be affected by the
threshold voltages of the p- and n-channel devices and their geometry ratios.
Inverters are commonly used as buffers for inputs to the integrated circuit. For the
OD4/5, this was also the case, and a series of inverters were used to provide drive
for the input signals. The specified high and low level input voltages were 2.0 and
0.8 volts, respectively. To meet these criteria, the linear region between the two
points would be 1.2 volts wide, implying high power consumption for the devices.
A compromise was made to keep the high level input voltage at 2 V,which
also afforded a higher noise margin for the device. With the typical k' values of the
original CMOS process, where k'n = 3 k'p, and with a target of 2.0 V for Vih at an
output voltage of 0.5 V or 10% value of the supply voltage, equations 3.57 and
3.58 can be solved iteratively to obtain the desired ratio for the n- and p-channel
transistors. This resulted in a ratio of 2.6, meaning the W/L of the NMOS is 2.6X
that of the PMOS. The threshold voltage of the inverter can then be calculated from
equation 3.60 to be 1.65 volts. This results in a skew to the transfer curve and the
device is no longer symmetrical.
To complete the design of the standard cell, the actual gate length and width
must be determined. The length can be taken as the minimum length as defined by
the resolution of the process, which is 4 microns. Because these cells are used as
digital switches and not in an analog design, slight deviations in the I-V
characteristics due to the onset of short channel effects are usually not critical, and
the choice of the minimum gate length is thus acceptable.
The determination of the W/L ratio is dependent on the switching
characteristics desired of the device. The transient response of a CMOS inverter is
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dominated by two intervals, the charge and discharge times. These times are
analogous to the charge and discharge of a capacitor through a resistor, and can be
expressed as:
t =C^ (3.61)
where the capacitance is that associated with the cells being driven and the wiring,
and the current is given in two parts by equations 3.6 and 3.7. The current is
divided into two parts because as the device switches, the voltage across the source
and drain of the device changes, and the transistor changes its regions of operation.
For the CMOS inverter, the charge time is determined by the characteristics
of the p-channel transistor, and can be derived from the above equations to be [60]:
t = Tr + i,
i'2(Vdd-IVtpI) x
|$g- l ^ Vdd-Vo
(3.62)
and Ip is the time constant given by:
Tp = ^^ (3-63)
k'p W(Vdd-IVtpI)
where Corn is the capacitance the inverter is driving and V0 is the output voltage
where the device has switched to during the time interval. For a typical gate, it has
a fan-out of four with 10 pF each, and the output voltage at which the interval is
determined is at 90% ofVdd or 4.5V. From the equation, with a desired switching
time of 200 nsec, the W/L ratio is determined to be 13.4. For a minimum gate
length of 4 microns, the width should be 53.6 urn. Since there will be some
linewidth loss of the gate during processing, the effective length is less than four
microns. To keep numbers rounded, the gate width of a basic cell was laid out at
50 microns. For the input inverter cited above, the width of the gate was made to
be 2.6 x 50, or 130 microns.
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In a similar fashion, the other cells in the basic cell library were designed
and laid out, and includes 2 and 3-input nand and nor gates, several inverter and
buffers with varying drive capabilities, latches, and transmission gates One
difference between most of the other cells and the input inverter is that they did not
need to have a skewed transfer function, and as a result the devices were laid out to
give bettermatching and power dissipation characteristics.
The CMOS cells were laid out on a 1.0 micron grid, with a cell height of
170 urn. The minimum contact size is 4 x 4 urn2, with overlapping n+ and p
contacts at the supply and ground for biasing the epi and well. A guard ring
structure surrounds the well for minimizing latch-up [61]. Metal was used for the
Vdd and Vss busses and internal wiring, as well as in the routing channel for
distributing the signals. Polysilicon was used as the crossunder material, and in
local interconnects where needed. Figure 3.20 shows one of the test structures on
the OD4/5 wafer incorporating two inverters, and demonstrates the regularity of the
standard cell approach.
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3.4.3 OD4/5 Power Transistor Design
From the specifications for the OD4/5 device, a bipolar transistor was
deemed the most suitable for use as the power driver as shown by the simplified
analysis in the previous sections. In the design and layout of the transistor, several
conditions must be met in order to ensure the OD4/5 will function satisfactorily
overall as specified. Among these requirements are blocking voltage, current
handling capability, on-resistance, switching speed, thermal dissipation
characteristics on-chip and through the package, safe operating region limitations,
and device long term reliability issues. Other concerns in power transistor design
include overvoltage protection and thermal runaway prevention, among others.
Due to the diversity of the topics, only the first few will be reviewed as they
pertain to the earlier discussions on device and process selection and can be directly
related back to the OD4/5 specifications. Various sources are available on the other
topics, including reviews of emitter ballasting [62], bipolar thermal characteristics
[63,64], and second breakdown [65-67].
The blocking voltage needed for the power device is modest, and the issues
dealing with breakdown conditions have been reviewed previously. Since the
requirement for the OD4/5 is not demanding, the changes made to the process are
sufficient to achieve the desired results, and no further design-related actions were
necessary as long as care is taken during device layout to avoid punch-through.
The other remaining issues are all related to the device geometry, and will have an
effect not only on the performance of the IC but also on the die size and hence
device cost and yield as well.
The current in a bipolar device has been shown to be dependent on the base
width and doping, and on the emitter area. In order to maintain the predictability of
the device characteristics, the base concentration and width should ideally be
unvarying, and the emitter area be sized to meet the design specifications. To keep
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the base parameters relatively stable, such high current effects as the base push-out
phenomenon should be minimized. Also, to maximize the current handling
capabilities, the effective emitter area should approach the drawn size, and current
crowding effectsmust be reduced where possible.
As discussed in section 3.2, the Kirk effect is due to the widening of the
effective base width which negatively affects the current gain of the device. To
minimize the amount of base current needed to drive the output current and hence
power dissipated, the gain should be maintained as high as possible while allowing
sufficient breakdown voltages (equation 3.49). The effects of the base widening at
high current levels can be reduced by keeping the collector current density below a
critical level. This critical current density JCrit is given by [68]:
Jcrit = <lvsNd (3.64)
where vs is the carrier saturation velocity (10 cm/s in silicon at 300K) and Nd is
the doping density of the collector. The critical current density represents the
current level at which the onset of the Kirk effect occurs, and a minimum emitter
area can be calculated from equation 3.64 which keeps the effect from becoming
pronounced. From the equation, it is apparent that the lowest critical current value
corresponds to the most lightly doped region of the collector, which occurs at the
junction of the lightly doped n-well and the subcollector. From process modeling,
Nd was found to be 1.4 x 1015 cm"3, and Jcrit is calculated to be 2.24 x
103 A/cm2
To sustain 500 mA, the area of the emitter is found to be 2.24 x 10
"*
cm2, or
approximately 150 urn on a side.
With large area emitter designs, the effects of emitter current crowding
become more pronounced, and will cause collector current deviation from that
predicted by the low level injection equations. This phenomenon can be understood
by referring to figure 3.21. In a conventional transistor layout, the emitter is built
into the base in one single diffusion, and the base typically has a single contact at
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one side of the structure, as shown in the top figure. For high collector currents,
the base current is no longer insignificant Since the base concentration is lightest at
the bottom of the emitter, electron and hole injection across the base-emitter junction
tend to occur there. The base current therefore must traverse a region with
incremental series resistances Ri and R2.
0 BASE CONTACT
(a)
BASE CONTACTS
(b)
Figure 3.21 - Base resistance in (a) conventional BJT with single base contact and
(b) in interdigitated transistor design.
As the base current levels increase, potential drops across Ri also increase,
and eventually the junction areas farthest away from the base contact become
debiased and the transistor action at those areas stop. The effective emitter area is
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decreased, and if the current in the device remains at the same high level, the current
density in the remaining conducting areas may become too high, causing localized
heating and eventually lead to device failure.
To minimize the problems associated with emitter current crowding, the
power transistor of the OD4/5 uses a layout technique commonly employed in
power devices. The interdigitation concept is demonstrated in the bottom figure of
3.21. The total emitter area is segmented into strips such that the path the current
travels is always relatively short, and the large resistances Ri and R2 are now
replaced by smaller resistances R in parallel. The penalty paid with this scheme is
larger device size and higher base-emitter capacitances due to increased junction
sidewall area, and is therefore an inefficient layout for low current applications.
A final criteria before the power transistor is laid out is the on-resistance of
the device. As shown previously, the bipolar transistors manufactured with the
baseline CMOS/CCD process had very high on-resistances due to the use of the
lighdy doped n-well as the collector of the device. This resulted in the need to add a
subcollector and the n+ plugs to the processing to reduce the series resistance
between the collector and emitter regions.
Analogous to the discussion on reducing the effects of base resistance on
device operation, an optimal power transistor will also have interdigitated collector
fingers to reduce the distance of the collector current path. For a transistor with
subcollector and deep n+ plugs, the resistances in the current path can be estimated
as shown in figure 3.22. Ri represents the collective resistance of the emitter
contact, the base region, and the well path down to the subcollector. R2 denotes the
resistance of the buried layer, and R3 shows the resistive path from the subcollector
back up to the collector contact through the deep n+ plugs.
Rl is a composite of several resistances, including the emitter contact
resistance, the base resistance, and the resistance of the well. The contact resistance
81
is determined by the surface concentration of the emitter and is usually negligible if
an ohmic contact is achieved. The resistance of the base can also be ignored,
leaving the well resistance as the dominant component ofRi.
B"
N+ BURIED LAYER
Figure 3.22 - Collector series resistances in OD4/5 power transistor.
Similarly, the resistance represented by R3 is also composed of several
parts, including the collector contact resistance, the emitter region resistance and the
deep n+ plug resistance. Again, the contact resistance can usually be neglected, and
the contribution from the emitter is very small compared to the plug component
since it is highly doped and very narrow.
From equation 3.48, the resistance of each leg of the overall series resistor
can be estimated. For the subcollector, equation 3.48 can be rewritten as:
R2 =
Ps(s/c) *2
Li
(3.65)
where X2 is the distance between the center of the emitter and the center of the
collector contact, Li is the length of the collector finger, and Ps is the sheet
resistance of the subcollector in ohms/square and is related to the average mobility
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in the subcollector and the total dopant density per unit area. Similarly, expressions
for Ri and R3 can be derived, except now the current flow is in the vertical
direction, and the sheet resistance Ps is replaced by the average resistivity P of the
areas underneath the emitter (well) and collector (deep n+) contacts, as represented
by:
*3=*$P (3-67)
The average resistivity of the area is related to the average dopant concentration
from the peak concentration point of the subcollector to the base and n+ collector
contact for Ri and R3, respectively. From the process modeling results, the
average resistivities were calculated to be 2.5 Q-cm for the Ri path and 0.075 Q-cm
for the R3 path, while the subcollector sheet rho was determined to be 1 1 Q/square.
The total collector series resistance for each emitter stripe can be summed up as:
Rcs = Rl+|2 + fi (3-68)
and the total resistance can be expressed as a fraction of the total emitter stripe
length Li as:
Res -P$ (369)^ Lifcm]
using the minimum layout rules and substituting into the above equations the values
of 6 micron emitter widths, 10 micron collector widths, and 9 micron base stripe
width as denoted by W2 in the figure, and a base to deep
n-i- separation of 6
microns. From equation 3.69, the total emitter length to obtain 3 ohms is 3260
microns, resulting in a total equivalent emitter area of approximately 140 urn per
side. This is less than that required due to the Kirk effect restriction, so the device
size would be at least as large as the 150 urn calculated previously. However, in
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the above analysis the emitter and collector n+ contact resistances have been
neglected. To compensate for this, and due to thermal dissipation requirements
which dictate a certain device size, the overall emitter area was made roughly 70%
larger than that calculated above. The final device emitter area was laid out at
38,640 square microns, with 12 emitter fingers of 494 urn long by 6 urn wide, plus
a spine of 512 x 6 |im2 for the interdigitated structure, resulting in a calculated
series resistance of 1.5 ohms. The total device area was 568 x 556 urn2 and did
prove to be considerably smaller than the estimate for both the NMOS and the
LDMOS devices. Figure 3.23 shows the layout of the power transistor in a test
structure configuration.
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3.4.4 BiCMOS Interface and Predrive Circuit Design
To complete the design of the OD4/5 integrated circuit, the digital CMOS
logic must be linked to the bipolar drivers. Several issues are involved in the
design of this interface, among which are the switching speed of the output device
and the power drawn by the circuit.
It was shown earlier that a bipolar transistor has four regions of operation
(figure 3.7), with the cutoff region corresponding to the off-state of the device and
the saturation region to the on-state for switching applications. The saturation
region is characterized by a low on resistance and consequent low voltage drop
across the collector and emitter terminals. In this mode, both the base-emitter and
the base-collector junctions are forward biased.
In the previous analysis of transistor operation, the device was assumed to
be in the forward active mode, as shown in figure 3.10, and the base-collector
junction was reverse biased. Because of this, the minority carrier concentration at
that junction was assumed to be close to zero, since any charges in the vicinity of
the junction were swept across. When the base-collector junction is forward biased
as well, charges are injected also from the collector into the base, and figure 3.10
must be redrawn to reflect this, as shown in figure 3.24.
The sloping solid line in the figure represents the previous condition of
forward active bias, where the injected carriers are from the emitter. The dashed
line represents the carriers now injected from the collector side, with the heavy
dotted line denoting the total carrier concentration. Since the collector is usually
more lightly doped than the emitter, the level of injection will be lower, but
nevertheless still have an impact on the device.
To turn off the transistor, the charges stored in the base will have to be
depleted, and the device returned to its cutoff mode where the excess carrier
concentration in the base is zero, as represented by the flat line at the bottom of the
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base region. This depletion action can come about through natural decay due to
recombination, which could be fairly slow, or through active removal by applying a
reverse current into the base. For operations at higher switching speed, the latter
approach is usually taken.
EMITTER BASE
Figure 3.24 - Minority carrier distribution in an npn in saturation.
To turn off the power transistor in the OD4/5 design, a negative base current
will need to be applied to remove the excess charges due to the injection from the
collector as well as the original charges from the emitter. (The switching off
process in reality consists of several steps during which the transistor is brought out
of saturation and into the active region, and then into cutoff.) The time required to
deplete these charges can be related to the applied current through:
t =
Qb
Ib (3.70)
From equation 3.70, it can be seen that to achieve faster switching speeds, for a
given amount of excess charges the current needed must be increased. Since the
total charges stored in the base region is related to the capacitance of the device
junctions which is determined by the device area and periphery, for a large,
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interdigitated structure such as the power device the time could become
prohibitively long unless the current is made large. Conversely, to drive the device
into saturation a large base current must be applied. Thus, the structure of the
interface and predrive circuitry must itself be capable of switching sizable currents.
Since the predrive stage does not need to have the high holdoff voltage
required of the output driver, an MOS device with lower breakdown characteristics
can be considered for use. To evaluate the efficiency of its current gain versus a
bipolar device, a comparison of the device transconductances can be made to
determine the appropriate choice for the predriver.
The transconductance of a transistor can be defined by equation 3.71, and
represents the efficiency of changes in the applied control bias in causing increases
in output current:
gm =-^- (3.71)dVbias
For an MOS device, the output current Ids can be related to the input gate voltage
by equation 3.7, or by lumping the geometry terms and
k'
together into K:
IDS =f (Vgs - VT)2 (3.72)
and the transconductance of theMOSFET can be obtained using equations 3.7 1 and
3.72:
gm =-^
= V2KlD7 (3-73)
Thus the transconductance is not only device geometry dependent but also varies as
the square root of the drain current. For a BJT, the current expression derived in a
previous section can be rewritten as in equation 3.74, with the terms for the emitter
area and base doping and width lumped into a term Is:
Ic = IseVBE^t (3.74)
and equation 3.71 for the bipolar transconductance can be expressed as:
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Sm =
die
(3.75)dVBE
"
Vt
which not only does not show a dependence on the device geometry but also
displays a non-root dependence on the output current It has been shown [69] that
the bipolar demonstrates a superior transconductance of over 5X at medium to high
levels of currents over the MOS device. An appropriate choice for the predriver
then seems to be a bipolar device.
Because of the turn-on and turn-off speed requirements which necessitated
large charge and discharge base currents, and because the current gain of a bipolar
device decreases at low collector to emitter voltages as occurs in saturation, the
predriver itselfmust be able to switch large currents. In bipolar circuit design, the
cascading of one transistor to drive another is widespread, and figure 3.25 shows
two such configurations, the common-collector common-emitter (CC-CE) and the
Darlington configurations.
OVcc
Vin
Vo
\/
X
Q1
Ibias
Vin
V
Q2
V V
(a) (b)
Figure 3.25 - (a) common-collector common-emitter configuration and (b)
Darlington pair configuration.
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The basics of operation for the CC-CE configuration and the Darlington pair
are essentially the same. The collector current of the Ql device provides the base
drive for the output transistor Q2. Because the gain of the composite device is
approximately the product of the individual gains, only a small base current is now
needed at the input ofQl to produce a large output current
To provide the base drive current to the output device, the predrive stage
must establish a collector current. For the CC-CE structure, this collector current
comes from the logic supply Vcc. As the output stage enters saturation, its current
gain degrades and it will require more base drive to maintain the same output
current, which translates to more supply current through Ql.
For the Darlington, the base drive current to the output transistor comes
from the output and contributes to the overall output current switched. Since the
two collectors are connected together, even when the output driver enters saturation
the supply current is not increased. However, the drawback to this configuration is
an inherently higher saturation voltage Vce(sat)> because the voltage appearing
across the collector and emitter terminals is now determined by the base-emitter
voltage of Q2 and the saturation voltage of Ql. To use this configuration in the
OD4/5, the predrive transistorQl must also be able to withstand the same hold-off
voltage as the power device.
The use of either the common-collector common-emitter cascaded stage or
the Darlington pair requires trade-offs in meeting the specifications for the OD4/5.
If the Darlington is used, the output on voltage may be more than the 1.5 volts
required; if the CC-CE configuration is used, the supply current requirementsmay
be exceeded.
For a typical power transistor in saturation, the current gain is on the order
of 10-20 instead of the usual 100-200. If the CC-CE circuit is used, the supply
current required will be 25-50 mA for an output current of 500 mA. When all four
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channels are on, this would exceed the specification of 100 mA maximum. For the
Darlington, the gain will be the product of the two stages, and hence will require
only 40-50 mA from the supply through a preceding stage. If the on-resistance of
the predrive transistor can be minimized to under 10 ohms, the voltage drop across
its terminals can be made small enough even at 50 mA to pass the device
specifications for the OD4/5. Consequently, the Darlington configuration was
chosen in spite of its higher saturation voltage.
To drive the Darlington pair and to interface it to the CMOS logic, a
BiCMOS gate was designed for the final 2-input nor shown in figure 3.18. The
gate has a CMOS input and a bipolar output structure, and uses both to advantage.
The cell utilizes the BJT to effectively increase the transconductance of the MOS
devices, while retaining the MOS
transistors' high input impedance and low stand
by power requirements.
Two basic categories of BiCMOS circuits have been utilized in designs, as
demonstrated by the inverters in figure 3.26. The first design uses resistors to bias
and discharge the base of the npn transistors to switch them on or off. When the
input voltage is low, the p-channel device conducts and in turn switches on the top
npn, resulting in a high output voltage of close to Vdd- As the output voltage is
pulled up, the upper BJT turns off, but the output still maintains its logic high
through the PMOS and the top resistor.
When the input changes to a logic high, the PMOS devices is turned off,
and the n-channel device turned on, which pulls the output low. The current from
the discharging output going through the resistor creates a potential which biases
the base of the bottom npn and turns it on, further speeding up the low going
transition. The npn turns off when the output voltage falls below one Vbe drop,
and the NMOS and resistor keep the output in a low state. The advantage to this
design is that the output swings to the full rails because of the resistors in the path.
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Vdd
Vin
Vdd
Vin
l
1 Vo
^ V Vss
(b)
Figure 3.26 - BiCMOS inverters with (a) resistor discharge and (b) transistor
discharge.
The second design functions in a similar fashion, with the exception the resistors
are now replaced with MOS devices. These transistors serve to speed up the base
discharge and increase the switching speeds. However, they do not allow the
output voltage to go to the rails, but instead only to within one Vbe drop of the
supply and ground rails. As a result, the bipolars are still conducting, and the
power dissipation of the second design is higher than that of the first
Because of the large stored charges in the bipolar devices in the OD4/5
design, the second category was the approach taken. Figure 3.27 shows the
BiCMOS nor gate with the bipolar interface and the Darlington driver. One of the
inputs comes from the S-R flip-flop output, and the other is the output enable (OE)
control, which serves to gate the rest of the control logic and input signals The cell
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consists of a nor gate with an inverter to switch the two bipolar devices Q4 and Q5.
Q4 provides the base drive to turn the output Darlington on, and its current level is
limited with the resistor RI and the two diodes. The Q5 transistor switches off the
output, and provides a discharge path for the Darlington. An additional npn, Q3,
was included to help discharge the base of the power device.
To verify the design, the output structure along with the interface nor gate
were simulated with HSPICE, using models extracted from the BiCMOS process.
Figure 3.28a shows a simulation comparison of the responses to an input pulse by
the circuit shown in figure 3.27 and another one with discharge resistors replacing
Q3 and Q5. The BJT discharged circuit responded more quickly for both turn-on
and turn-off. The turn-off speed is faster because of the active action by the
transistors to deplete the excess charges in the bases of the Darlington pair. The
slower turn-on of the resistor-based circuit can be attributed to their splitting off the
needed base current from the Darlington.
With the standard cells, the interface and predrive circuit, and the output
drivers designed, the OD4/5 chip was integrated and several prototype runs
fabricated using the new BiCMOS process and the original baseline CMOS
process. Figure 3.29 shows a plot of the OD4/5 integrated chip, and the process
and circuit results are presented in the following section. From the figure, it can be
seen that the bipolar drivers take up the most area, while the control logic required
very little space. The die was made larger than needed in order to dissipate the heat
generated on-chip. The size of the chip is 3220 urn x 2380 urn, and each 4 inch
wafer contained over 1000 integrated devices.
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4. Experimental Results
Several prototype runs were manufactured at the fabrication facility of the
Microelectronics Technology Division of Eastman Kodak. The test structures for
the OD4/5 included standard process monitoring structures for sheet resistances and
linewidths, such as the Van der Pauw and split cross-bridge resistors commonly
used in the industry. Other standard structures are comprised of different MOS and
BJT transistors with varying gate lengths and widths and emitter geometries.
Because these structures are dropped in on all mask sets, they provide a mechanism
for comparing the differences between the baseline CMOS/CCD process and the
targeted BiCMOS process.
In addition to the standard set of test structures, several design specific
structures were included on both the OD4/5 mask set and some of the CMOS/CCD
designs where space permitted. These bipolar and MOS transistors and CMOS
logic gates were also used in the characterization of the process and design, and
some of these results are also used in making the comparison between the two
processes.
The first part of the experimental results section presents data pertaining to
the baseline process and the BiCMOS process used in the prototyping of the OD4/5
chip. Comparisons of the modeling results from SUPREM between the two
processes are discussed, and the process differences are summarized.
The next two parts show the simulation and measurement results for the
MOS and bipolar devices, and comparisons of the device characteristics are made
between the two processes. The device characteristics as predicted by HSPICE are
compared with the actual data. A short section reporting the performance of the
inverter discussed in section 3.4.2 concludes the component characterization
section.
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The integrated circuit test results are then presented, and the data measured
is evaluated against the device specifications. The static results such as on-
resistance and power dissipation are first discussed, followed by the dynamic test
results, where the drive capability of the OD4/5 in various applications is
documented.
4.1 Process Characterization
The main impetus of the development of the BiCMOS process for the
OD4/5 chip was to decrease the collector series resistance through the addition of a
buried layer and deep n+ plug. The well profile had to be changed also to increase
the bipolar breakdown characteristics. Modifications to several implants were
needed to transfer the active MOS devices from a second polysilicon gate to the first
layer, while keeping the same threshold voltages. Other changes entailed the
modification to the n+ and p implants and thermal schedule to decrease the contact
resistance of the npn transistors, and increasing the thickness of the metal layer
from 0.8 u.m to 1.2 urn for electromigration reasons. Table 4.1 summarizes the
major differences between the baseline and the new process used for the OD4/5.
Figure 4. 1 shows the modeled impurity profiles of the subcollector and well
region using the baseline process and the BiCMOS process. The updiffusion of the
subcollector is significantly less for the BiCMOS process, and consequently the n-
well extends further down into the substrate, which should improve the collector-
base breakdown of the npn transistors. The surface concentration of the well is
slightly lower for the BiCMOS process. The background concentration of the epi
layer for the BiCMOS process and the substrate for the CMOS/CCD process is
approximately the same. Table 4.2 summarizes the sheet resistances (measured)
and junction depths (modeled) of the various diffusion areas for the two processes.
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after drive-in for (top) baseline CMOS/CCD process and
(bottom) 0D4/5 BiCMOS process.
PARAMETER BiCMOS PROCESS CMOS/CCD PROCESS
SUBSTRATE 11 Q-cm 11 Q-cm
SUBCOLLECTOR Sb @ 150KeV/5.0E15 NONE
EPI 11 Q-cm, 12 um NONE
N-WELL P@ 150KeV/1.8E12
N-WELL DRIVE 800'@ 1200C 800'@ 1225C
DEEP N+ As@ 200KeV/2.0E14 NONE
BURIED CHAN. NONE YES
VTADJUST
ACTIVE GATE 1ST POLY
B@60KeV/9.5Ell
2ND POLY
P S/D/BASE B @ 50KeV/4.0E14 ,.5E14
N+S/D/EMITTER As @ 200KeV/2.0E15 As@ 200KeV/2.0E15
1ST ANNEAL 30' <g 900C NONE
2ND EMITTER As(g> 130KeV/2.0E15 NONE
2ND ANNEAL 90'(a) 1050C 90' (S 1050oC
METAL- 1 1.2 um 0.8 um
Table 4. 1 - Differences between BiCMOS and baseline CMOS/CCD processes.
OD4/5 BiCMOS PROCESS BASELINE CMOS PROCESS
PROCESS
PARAMETER
SURFACE
CONC.
JUNCTION
DEPTH
SHEET
RHO
SURFACE
CONC.
JUNCTION
DEPTH
SHEET
RHO
N-WELL 2.4E15 3.40 um* 4650 3.0E15 2.12 um* 4350
P S/D/BASE 7.5E18 1.20 urn 210 4.6E18 1.20 um 290
N+ SRC/DRN 7.4E19 0.75 um 32 5.4E19 0.67 um 52
N+ EMITTER 7.2E19 0.63 urn 40 5.2E19 0.55 um 65
Table 4.2 - Differences between BiCMOS and baseline CMOS/CCD diffusions.
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Figure 4.3 _ BiCMOS npn concentration profiles for (top) base
region and (bottom) deep n+ plug.
Figures 4.2 and 4.3 show the modeled impurity profiles for the npn bipolar
device in the BiCMOS process. The emitter surface concentration has increased to
7.2x10 /cirr from the previous 5.2x10 /cm , and the emitter and n+ source/drain
junction depths deepened by 0.8 microns. The metallurgical base width of the
transistorwas modeled to be 0.47 pm. The n-i- emitter implants in conjunction with
the deep n+ implant for the collector effectively increased the concentration of the
well region under the collector contacts to a minimum of lxl016/cm3 from the
previous peak concentration of 3xl015/cm3. For a structure made in the well with a
subcollector, the sheet resistance decreased from the baseline well rho of about
4500 ohms/square to 1 1 ohms/square, which should lower significantly the bipolar
on-resistance. The effect of the modified emitter implant was to lower the contact
resistance of the source and drain regions from 170 ohms for a 4 pm x 4 pm
contact to under 90 ohms.
Figure 4.4 shows the impurity profiles of the source and drain regions of
the p- and n-channel MOSFETs in the BiCMOS process. The peak surface
concentration has also increased, since these implants are the same ones used to
define the bipolar base and emitter regions. The junction depth of the p diffusions
did not change from the baseline process, but was increased for the n+ diffusions.
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Figure 4.6 compares the threshold voltages obtained for the BiCMOS
process with that for the poly-2 active devices in the baseline CMOS/CCD process.
A slight difference of approximately 30 mV is evident between the two processes.
However, it was found that the thresholds in the baseline process have themselves
shifted to the point where the p- and n-channel devices are no longer balanced.
Since the design rules call for a maximum deviation of 200 mV, the new
thresholds of 0.72 and -0.62 for the baseline did not exceed the limits and would
not present any problems to the design community. Similarly, the obtained
threshold voltages for the OD4/5 should be acceptable for use in new designs.
Figures 4.7 through 4.10 show the I-V characteristics of n- and p-channel
devices of two gate geometries found on the standard test structures. One set
(figures 4.7 and 4.9) compares the measured results from the OD4/5 runs with the
simulated results from HSPICE using the extracted models. The models are a
composite generated from a variety of sources, including parameter extraction from
earlier runs using programs such as SUXES and through device simulators such as
MENIMOS, as well as from hand measurements. For the large geometry devices
(W/L = 50/50) where the short channel and narrow width effects are nonexistent,
the HSPICE models were very close to the actual measured data. For the small
feature devices (W/L = 4/4), these effects become more apparent. The transition
between the linear regime and the saturation region did notmatch very well between
the simulation and reality, but for digital designs the process should be adequate.
(Another reason for the discrepancy of the models is the fact that SPICE level 2 was
used, which does not account very well in general for the short channel, narrow
width, and body effects).
The second set (figure 4.8 and 4.10) compares the same test transistors built
with the baseline process and the new OD4/5 process. The BiCMOS-processed
devices exhibited characteristics at least as good as the original, and in some
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instances were even better in terms of transconductance and on-resistance. The
source to drain breakdown voltages of devices in both processes remained at
between 20 and 25 volts, confirming the previous decision to not use MOS drivers
due in part to their low stand-off voltages. From these and other measurement
results, it was concluded that the changes in the BiCMOS process had no
significant negative impact on the performance of the MOS devices compared to
their original characteristics in the baseline process.
Figures 4.1 1 and 4.12 show the layout of the test structures for the MOS
devices. In both instances, the large and small geometry transistors share a
common source/drain terminal and a common gate input pad.
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4.2.2 BJT Devices
Three bipolar transistors are used in the OD4/5 design for the BiCMOS
logic (part of the last stage nor gate), the predrive stage of the Darlington pair, and
the power device itself. Even though there are several npn devices with varying
emitter sizes and shapes on the standard test structure set, these three will be the
ones used in characterizing the process design.
The top part of table 4.3 compares the bipolar devices made with the
BiCMOS process and the standard CMOS/CCD process. The baseline process
resulted in devices with higher current gains than those found on the OD4/5 chip,
partially as a result of the higher base doping concentration of the BiCMOS
process. However, due to the lack of a buried layer and deep n+ plug, the current
gain rolled off at very low levels compared with the BiCMOS devices.
CMOS /CCD Bi CMOS
PARAMETER NPN1 NPN2 NPN3 NPN1 NPN2 NPN3
CURRENT GAIN p> 120 110 112 84 80 76
EARLY VOLTAGEVaf 102 74 86 92 65 80
KNEE CURRENT IKF 750u ! 8.2m 210m 45m 160m 980m
BVebo 4.7 3.9
BVcbo 44 42
BVceo 23 39
Table 4.3 - Comparison of selected BJT parameters built with the baseline
CMOS/CCD process and with the BiCMOS process.
Some devices were also fabricated with the baseline CMOS/CCD process
but with the addition of an epi layer and the subcollector and deep n+ plugs. These
devices retained the same well and base-emitter steps as the baseline CMOS/CCD
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devices instead of the modifications for the BiCMOS process. These transistors
also had gains of over 100, with substantial reduction in the on resistance and
improvement in beta roll-off as a result of the buried layer. However, as shown in
the breakdown voltage portion of table 4.3, these devices had substantially lower
collector to base breakdown voltages due to the shallowness of the well.
Bipolar device models were also extracted using SUXES, device simulators
such as SEDAN and BIPOLE, as well as by hand. These SPICE models were
used in simulating the I-V curves and Gummel plots shown in figures 4.13, 4.15
and 4.18. For the I-V curves, the simulated results matched the measured data well
in terms of current gain and Early voltage; however, there was noticeable
discrepancy in the prediction of the saturation region behavior and the collector
resistance of the transistors.
For the Gummel plots, the comparisons between the simulated results and
the measured device characteristics from OD4/5 runs show good agreement over
much of the current range, especially at mid-level currents. At low levels, the
measured currents deviated significantly from the simulation, partly as a result of
the limitations in resolution of the measurement equipment. At high currents, the
simulated results compared well with the measured data in predicting the knee
where the collector current becomes affected by the high level injection effects.
Beyond the knee, the limitations of the measurement system prevented valid data to
be taken above 100 mA.
Figures 4.14, 4.16 and 4.19 compares the measured characteristics of the
three bipolar devices fabricated in the BiCMOS process and the baseline
CMOS/CCD process. The effects of not having a subcollector are readily apparent;
the saturation resistances of the devices are considerably worse than those on the
OD4/5, and the beta roll-off characteristics are at least 5X lower. Figure 4.20
shows the layout of the logic and predrive npn devices in a standard test structure.
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4.2.3 Inverter Results
Since the standard cells used in the logic of the OD4/5 were new designs,
most of them were placed in test structures for characterization. However, because
the design of an inverter was discussed in a previous section, only the results of
that particular cell are presented here. The other less complex cells such as the nand
and nor gates display similar characteristics, and the more complex macrocells
which were not used in the OD4/5 design are not relevant to this work.
Figure 4.20a shows the measured and simulated transfer curve for the
CMOS inverter. As discussed previously, the targeted threshold voltage of the
inverter gate was designed to be 1.65 volts, with a high input voltage of 2.0 volts.
The measurement data shows a threshold voltage of 1.60 V, with the high input
voltage at 1.85 V. The transition between the high output and the low is fairly
steep. The HSPICE simulation results are only approximate, however, showing
considerable deviations in the transition region.
This discrepancy between the simulation and the measured results may be
due to the inaccuracies in the transistor models used. As mentioned in a previous
section, the standard MOS devices used in process verification include two
transistors with gate width to length ratios (W/L) of 50/50 and 4/4. The devices
used in the inverter have ratios of 50/4 for the p-channel transistor and a ratio of
130/4 for the NMOS. It is known that for the baseline CMOS/CCD process some
short channel effects are evident at those gate lengths, which would result in
threshold voltage shifts for the transistors. The SPICE models for the large
geometry device may not accurately reflect this decrease in Vj. However, the
models for the small geometry device will not be accurate either for use in these
standard cell designs since the conflicting effects of the short channel with the
narrow width creates uncertainties in extrapolating to a wide channel device.
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The second part of figure 4.20 shows the simulation and measurement
responses to an input pulse Vin at the gate of the inverter. The output of the cell is
connected to a load capacitance of 100 pF, more than twice what the cell is expected
to drive. The measurement results show a propagation delay time of 150 nsec, with
a rise time at the output of 240 nsec. This is approximately 50 nsec faster than that
predicted by HSPICE, and may be due to the inadequacy of the AC models used
which were calculated and not extracted. Except for the transients seen in the
measurement data, the simulation results matched well with the measured turn-off
characteristics.
CELL tpHL tpLH tTHL tlLH
OD4/5 INVERTER 65 ns 80 ns 60 ns 120 ns
2-INPUT NAND 335 ns 335 ns 500 ns 335 ns
2-INPUT NOR 300 ns 565 ns 700 ns 900 ns
MOTO INVERTER 225 ns 225 ns 360 ns 360 ns
2-INPUT NAND 325 ns 325 ns 650 ns 650 ns
2-INPUT NOR 325 ns 325 ns 650 ns 650 ns
NATL INVERTER 160 ns 160 ns 270 ns 270 ns
2-INPUT NAND 180 ns 180 ns 270 ns 225 ns
2-INPUT NOR 180 ns 180 ns 270 ns 225 ns
Notes:
1. Motorola parts MC14069UB hex inverter, MC14001UB quad 2-input NOR gate and
MC14002UB quad 2-inputNAND gate.
National parts CD4069UBC hex inverter, CD4001C quad 2-input NOR gate and
CD401 IC quad 2-inputNAND gate
2. All parts normalized to load capacitance of 100 pF. Data for off-the-shelf components
represent maximum values; data for OD4/5 represent average values of measurement
results.
Table 4.4 Propagation and rise/fall times for OD4/5 standard cells and off-the
shelf components.
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Table 4.4 shows the propagation delay and rise and fall time measurement
results of three types of OD4/5 standard cells and a comparison with equivalent
logic off-the-shelf parts from two commercial vendors. The vendor parts'data
were normalized to a load of 100 pF and represent the maximum times as published
in the databooks. The OD4/5 times represent the average value of a set of
measurements at an actual load of 100 pF.
The OD4/5 standard cells are comparable or slightly slower than the
commercial parts, but that is to be expected since the technology is based on 4 pm
design rules and the commercial parts are likely to have more aggressive process
technologies. Based on this comparison, it can be concluded that the OD4/5
standard cells are usable and likely to satisfy most of the digital circuit applications
which would utilize the BiCMOS process.
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4.3 Integrated Circuit Measurements
The testing of the OD4/5 integrated driver chip can be divided into two
parts: a static test set where such characteristics as the saturated voltage and the
supply current drawn can be measured, and a dynamic test series where the
switching response of the device is measured. For most of the static tests,
automated tester data are utilized to generate the results presented. The dynamic
tests performed by the automated tester is not as detailed, and additional
oscilloscope measurements were performed to further evaluate the device
performance.
4.3.1 DC Testing
The OD4/5 has a set of static parametric requirements which must be met
before it can be considered for production as a replacement part for devices
presently being used in similar applications. Among these requirements are issues
which have been considered throughout this thesis, and which have had a strong
impact on the selection of devices and process technology for the development of
the prototype. The various trade-offs in the device and process design revolved
around being able to meet these requirements.
Primary among these operating specifications is the requirement for low on-
resistance as defined by a maximum output transistor saturation voltage of 1.5 V
when sinking 500 mA of current. Another of the criteria is a standoff voltage of at
least 30 volts. A third requirement of the device is that it must draw no more than
100 mA from the logic supply when all four channels are on and conducting. The
device must be able to respond to input voltages of as low as 2.0 V and consider it
as a logic high.
Part of the automated testing performed on the OD4/5 device is to screen for
the functionality of the chips. The various input conditions listed in the truth table
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of table 3.1 are set up as initial bias conditions, and the device is tested to ensure it
has responded by being in the expected logic state and the output has indeed turned
on or off, as the case may require.
The other portion of the static orDC tests is to verify that even if the device
has switched accordingly, it still meets certain parametric requirements such as not
exceeding a certain output voltage or current level. Table 4.5 is a summary of the
main results of these DC parametric tests performed on the OD4/5. The devices
were tested on a Teradyne analog tester, and the values listed for the tests involving
lower currents (< 101 mA) are the average values of the wafer probe results for
several hundred devices. Due to the limitations of the handler in handling ceramic
DIP packages which were used as the prototype carrier, the data for higher currents
represent only the average of between 25 to 50 parts. The parts had to be packaged
for the high current tests because of the resistance and current handling capability
associated with the probe pins which would invalidate the measurement results.
TEST PARAMETER SPECIFIED MEASURED
OUTPUT VOLTAGE AT 25 mA NONE 0.75 V
OUTPUT VOLTAGE AT 100 mA 1.1 V MAX 0.9 V
OUTPUT VOLTAGE AT 500 mA 1.5 V MAX 1.3 V
LOGIC SUPPLY CURRENT/ALL OUTPUTS OFF 65 mA MAX 4 mA
LOGIC SUPPLY CURRENT/ALL OUTPUTS ON 100 mA MAX 45 mA
OUTPUT OFF LEAKAGE CURRENT/CHANNEL 100 uA <5uA
OUTPUT BREAKDOWN VOLTAGE 30VMIN 35 V TYP.
INPUT SIGNAL HIGH ON CURRENT 1.6 mA MAX <luA
INPUT SIGNAL LOW LEAKAGE CURRENT 40uAMAX <luA
Table 4.5 - Summary ofOD4/5 DC test results.
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As seen in a previous section on the results of the inverter, an input voltage
of 2.0 volts will be interpreted as a logic high by the OD4/5 control and data inputs,
and the specified worst-case values of 2.0 V and 0.8 V were used in the test setups
for the logic high and low input voltages, respectively. The output on voltage is
well within the limit of 1.5 V maximum, and is dependent less on the collector
series resistance of the power device than it is on the combination of the power
transistor base-emitter voltage drop and the saturation voltage across the predrive
transistor as a result of the Darlington configuration used. This is evident by
comparing the output voltage at low level currents (25 mA) with the high current
results (500 mA). At 25 mA, the output is higher than what would otherwise be
expected if the value is dominated by the power driver collector resistance. As the
output current is increased, the corresponding increase in the output saturation
voltage is more comparable to the characteristics of the changes in saturation
resistance of the predriver transistor. The OD4/5 has been bench tested to over 650
mA per channel while still maintaining an output voltage under 1.5 V, and is
capable of sustaining 1A at under 2.0 V output voltage.
In the output off-state, the OD4/5 draws very little supply current through
the CMOS logic portion of the chip. Much of the 4 mA drawn is through the
BiCMOS gates. When in an on mode, the current goes up by a factor of 10 as a
result of the interface circuit requirements to drive the Darlington pair. If the CC-
CE configuration were used, the current levels would be substantially higher since
the collector current of the predriver which now comes from the output current
would then need to come from the logic supply. From these results, the choice of
using a Darlington over the CC-CE seems justified since the on-voltage requirement
of the device is met successfully.
The input leakage currents are very low due to the high impedance of the
MOS gates and the reverse biased diode junctions used in the electrostatic discharge
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(ESD) protection circuits. The bipolar junction leakages in the device off-state are
low also, and no measurable current is detected until the output overvoltage
protection circuitry starts conduction at approximately 35 V.
4.3.2 Switching Tests
A second part of the OD4/5 testing involve the dynamic switching of input
signals and measuring the time response of the chip. This response speed is a sum
of the CMOS cell propagation delays through the device and the switching speed
assocated with the bipolar output transistors. The Teradyne tester performs a series
of these tests on each channel, with variations on the set of input conditions used.
Due to the limits on its measurement system, only resistive loads are employed in
these measurements.
However, since part of the applications of the OD4/5 is in driving small
inductive and capacitive loads, bench measurements are presented in place of the
tester data. These results are also used to show the functionality of the OD4/5 chip
For the tests involving resistive loads, the results between the two are the same.
Figure 4.21 shows the output voltage response to changes in the data-in
signal for a resistive load. The test circuit was set up to switch 500 mA at DC,
corresponding to a load resistance of [(30 V load supply -1.2 V output)/0.5 A] or
approximately 57 ohms. From the truth table, it can be seen that the device calls for
the driver to turn off, or the ouput voltage to go high, when a low input is
encountered. The low-to-high propagation delay time is 200 nsec, while the high-
to-low delay is 150 nsec. The time it takes for the output to switch between the
10% and 90% points, known as the transition time, is less than 150 nsec in both
cases. This is substantially faster than that called for in the device specifications of
2.0 psec for the delay times. (There are no specifications on the rise and fall times,
in part due to the effect that external RC components would have on the parameter).
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As indicated previously, the OD4/5 has several control inputs which can be
used to bypass the data input signals or to reset the device to a known state. Figure
4.22 shows the device response to changes in the output enable (OE) control signal,
which is one of the two inputs to the BiCMOS logic gate. Because of space
constraints, the BiCMOS NOR gate was not put into a test structure; however, the
figure indicates that it functions competently in the actual circuit. The measured
responses for the switched OE and data-in signals were within 20 nsec of each
other, indicating that the switching speeds for the OD4/5 are more affected by the
BiCMOS gate and the output driver than by propagation delays through the CMOS
logic cells. In all the dynamic tests, the input voltage levels were set to 0.8 and 2.0
volts, as seen in the figures.
To demonstrate the functionality of the latch mechanism associated with the
chip enable and write control inputs, the OD4/5 was set up with conditions as
shown in figure 4.23. The top trace is the CE input waveform, the middle trace is
the data-in signal, and the output is denoted by the bottom trace. The function of
the CE and WR signals is to latch the output to its previous state, and bypass
changes in the input data. From the figure, it is seen that at time t=0, the OD4/5 has
been switched off. At t=5 psec, the data input changes from a low to a high level.
Normally this would cause the output to turn on and the output voltage to go low.
But, because the chip has been disabled at t=3.5 psec, the output remains in its
previous off state. As soon as CE goes low at t=9.2 psec, however, the output
switches on since the data is high at that instant. If the data had been switched low
before the chip is enabled, the data-in pulse which transpired during that interval
would have had no effect on the output. As long as the chip is enabled or the write
mode is permitted, the output would follow the input, as shown by the rest of the
waveform in the figure.
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Figures 4.24 through 4.28 show the switching characteristics of the OD4/5
device with capacitive and inductive loads. In figure 4.24, the OD4/5 is driving a 1
pF load charged through a 10 Q resistor returned to a supply voltage of 10 V.
When on, the output drivers are sinking approximately 1 ampere of current in the
static mode, with an on-voltage of 1.8 V. When turned off, the output charges to
over 4V within 1.5 psec, but then exhibits the classic capacitor charging response
waveformwhich is in part limited by the large capacitance involved.
Figure 4.25 demonstrates the switching response of the OD4/5 to a 250
KHz input signal with a load capacitance of 1500 pF returned to a supply voltage of
15 V through a 10 Q resistor. This type of load is commonly found in low-speed
linear CCD imager applications. The on-current is about 1.5 A, and the on-voltage
is roughly 2 V, in the static mode.
A DC motor application is shown in figure 4.26. The inductance of the
motor was measured to be 15 mH. Because of the problems associated with the
switching of inductive loads, the chip was operated at a relatively low frequency of
lKHz in the absence of any external protection circuitry. The supply voltage of the
inductor was 10 volts. By varying the frequency and duty cycle of the input signal
to the OD4/5, the speed of the motor could be controlled.
Another application involving sizable inductances is in the control of
electromagnetic shutters, as shown in figure 4.27. A prototype shutter is held open
at an aperture setting of f/1 1 with the drive waveform shown. The inductance of
the shutter is 0.55 mH, and it is powered with a 5 V supply.
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5. Summary and Conclusions
With the increasing usage of integrated circuits in ever broadening product
areas, the trend has been to incorporate more features and capabilities into these
microelectronic devices. Since most applications need to interface to the external
world and hence require a certain amount of drive and switching capabilities, the
smart power device which combines logic or signal processing on one chip with the
drivers is becoming more and more common. Because the selection of power
devices and power IC technologies is so varied, an optimal solution to particular
applications often requires careful evaluations at the onset of the development cycle
and necessitates making tradeoffs in the design of the device and of the process.
The development of an integrated circuit intended for medium power drive
and switching applications is documented. Various criteria in the selection of an
appropriate driver device is presented, among which are the issues of blocking
voltage, current drive capability, on-resistance, and device size. As a result of the
choice of a power bipolar transistor, an appropriate process had to be developed to
integrate the driver with the device logic.
The issues pertaining to the process development were addressed, and the
different trade-offs which imposed constraints, such as low on-resistance versus
high breakdown voltages, were considered. Since the baseline technology was an
existing CMOS process, certain criteria were imposed upon the development effort,
including the sharing of common masks and retaining the threshold voltages of the
active MOS devices. A process which incorporates an expitaxial layer,
subcollector, deep n-i- plug, and other modifications was implemented.
The design of the medium power IC included the development of standard
cells for the CMOS control logic, the design and optimal layout of a power bipolar
output transistor, and a BiCMOS interface to link the two technologies. Design
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considerations included the determination of transistor gate geometries, the
minimization of the collector resistance, and evaluations of the tradeoffs between
using a Darlington pair or a CC-CE configuration in terms ofpower dissipation and
output voltage.
The results of the OD4/5 development effort are reviewed. The new
BiCMOS process demonstrated higher breakdown voltages and lower on-
resistances for the bipolar devices than comparable ones fabricated with the baseline
process. These bipolar devices from the new process also had better beta roll-off
characteristics and current drive capabilities, with nearly comparable current gains.
The MOS devices retained their original I-V and threshold voltage characteristics,
meeting one of the development criteria. Process modeling and device simulation
results of the component cells agreed well with the measurement data from
prototype runs.
Several runs were fabricated to characterize the process and the design. The
chip successfully switches over 500 mA per channel at a supply voltage of 30 V.
Switching speeds for resistive loads are a factor of 10 faster than the required
specifications. Through the use of CMOS logic cells, the quiescent power
dissipation and input leakage currents are minimized, and the on voltage of the
outputs were within device specifications.
The use of the OD4/5 in several simple applications is demonstrated as part
of the characterization effort. The chip has been shown to be fully functional,
responding to the control and data inputs, and is capable of switching large currents
in tests with resistive, inductive and capacitive loads. The merging of the logic and
the switching functions on one die resulted in a chip area of 3220 pm x 2380 pm,
compact enough to fit over 1000 devices on a 4" wafer.
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7.1 - Appendix 1
DEVICE PARAMETER SYMBOL RATING UNIT
SUPPLY VOLTAGE VDD 4.5 - 7.0 V
SUPPLY CURRENT (ALL CHANNELS ON) lDD 100 max mA
HIGH LEVEL INPUT VOLTAGE vm 2.0 - 5.5 V
LOW LEVEL INPUT VOLTAGE % 0.0 - 0.8 V
HIGH LEVEL INPUT CURRENT % 10 max MA
LOW LEVEL INPUT CURRENT %. 10 max UA
LOAD VOLTAGE VL 35 max V
OUTPUT ON CURRENT (PER CHANNEL) lO 1-500 mA
OUTPUT ON CURRENT (TOTAL) lo 2 max A
OUTPUT OFF LEAKAGE CURRENT !off 100 max ma
OUTPUT ON FORWARD VOLTAGE DROP Vsat 1.5 @ 500mA V
OUTPUT OVER VOLTAGE PROTECTION VBR 35 V
INPUT TO OUTPUT PROP. DELAY -TURN ON VHon) 2 max us
INPUT TO OUT PROP. DELAY -TURN-OFF VUoff) 2 max us
READ REQUEST TO DATA VALID 500 ns
CONTINUOUS POWER DISSIPATION - 40C PD 1.0 W
(DERATE ABOVE 40C) 11.6 mW/C
AMB. OPERATING TEMPERATURE RANGE TA -10 to 70 C
STORAGE TEMPERATURE RANGE Ts -65 to 150 c
JUNCTION TEMPERATURE TJ 125 c
THERMAL IMPEDANCE TO CASE J-C 26 c/w
THERMAL IMPEDANCE TO AIR J-A 85 c/w
Table A1.1 - OD4/5 device ratings and electrical characteristics.
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7.2 - Appendix 2
WR/RD/Dx MR/CE
00 01 1 1 1 0
0 0 0 0 0 0 0
0 0 1 0 0 0 M
0 1 1 0 0 0 h)
0 1 0 0 0 0 0
1 1 0 0 0 0 0
1 0 0 0 0 0 0
1 0 1 0 0 0 0
1 1 1 0 0 0 0
S=MR*CE*WR*Dx
Figure A2. 1 - Karnaugh map for S input to flip flop
WR/RD/Dx MR/CE
00 01 1 1 1 0
0 0 0 A N 1 \ 0 <c
0 0 1 0 0
0 1 1 0 0
0 10 I 0 c
1 1 0 0 0
1 0 0 0 o !
1 0 1 0 0
1 1 1 v! 1 J 0 0
R=MR+(MR*CE*WR*Dx)
Figure A2.2 - Karnaugh map for R input to flip flop
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